IP Library Granted Patent US 9,553,018
Granted Patent B2
US 9,553,018 · App. 14/965,734 · Granted Jan 24, 2017

Self-aligned via and plug patterning with photobuckets for back end of line (BEOL) interconnects

Inventors: Robert L. Bristol (Portland, OR); Kevin Lin (Chandler, AZ); Kanwal Jit Singh (Hillsboro, OR); Alan M. Myers (Beaverton, OR); Richard E. Schenker (Portland, OR)
Assignee: Intel Corporation
H01L21/76897H01L21/0274H01L21/31111H01L21/31144H01L21/76802H01L21/76808H01L21/76816H01L21/76825H01L23/522H01L23/5226H01L23/5329H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,553,018
App. No.
14/965,734
Granted
Jan 24, 2017
Kind
B2
Abstract

Self-aligned via and plug patterning with photobuckets for back end of line (BEOL) interconnects is described. In an example, an interconnect structure for an integrated circuit includes a first layer of the interconnect structure disposed above a substrate, the first layer having a first grating of alternating metal lines and dielectric lines in a first direction. The dielectric lines have an uppermost surface higher than an uppermost surface of the metal lines. The integrated circuit also includes a second layer of the interconnect structure disposed above the first layer of the interconnect structure. The second layer includes a second grating of alternating metal lines and dielectric lines in a second direction, perpendicular to the first direction. The dielectric lines have a lowermost surface lower than a lowermost surface of the metal lines of the second grating. The dielectric lines of the second grating overlap and contact, but are distinct from, the dielectric lines of the first grating. The integrated circuit also includes a region of dielectric material disposed between the metal lines of the first grating and the metal lines of the second grating, and in a same plane as upper portions of the dielectric lines of the first grating and lower portions of the dielectric lines of the second grating. The region of dielectric material is composed of a cross-linked photolyzable material.

Claims (23)

1. A method of fabricating an interconnect structure for an integrated circuit, the method comprising:

providing a metallization structure comprising an alternating metal line and a dielectric line of first grating having a direction, wherein the alternating dielectric lines have an uppermost surface higher than an uppermost surface of the alternating metal lines;

forming an inter layer dielectric (ILD) layer above the first grating, the ILD layer having a second grating in a direction perpendicular to the direction of the first grating, the second grating exposing a plurality of via locations above the alternating metal lines;

forming a plurality of photobuckets in the plurality of via locations;

removing fewer than all of the plurality of photobuckets to form one or more via openings; and

forming metal lines above, and vias in a same plane as, remaining ones of the plurality of photobuckets.

2. The method of claim 1 , wherein forming the plurality of photobuckets comprises forming a layer of photolyzable material.

3. The method of claim 1 , wherein the dielectric line of the first grating comprise a first dielectric material, and the ILD layer comprises a second dielectric material different from the first dielectric material.

4. The method of claim 1 , wherein the dielectric line of the first grating and the ILD layer comprise a same dielectric material.

5. The method of claim 1 , wherein removing fewer than all of the plurality of photobuckets comprises using an extreme ultra-violet (EUV) lithographic process.

6. The method of claim 1 , wherein forming the ILD layer comprises:

forming an unpatterned layer of an ILD layer material;

forming a hardmask layer above the ILD layer, the hardmask layer having a pattern of the second grating; and

etching the unpatterned layer of the ILD layer material to provide the pattern of the second grating for the ILD layer.

7. An interconnect structure for an integrated circuit, the interconnect structure comprising:

a first layer of the interconnect structure disposed above a substrate, the first layer comprising a first grating of alternating metal lines and dielectric lines in a first direction, wherein the alternating dielectric lines have an uppermost surface higher than an uppermost surface of the alternating metal lines; and

a second layer of the interconnect structure disposed above the first layer of the interconnect structure, the second layer of the interconnect structure comprising a second grating of alternating metal lines and dielectric lines in a second direction, perpendicular to the first direction; and

a region of dielectric material disposed between the alternating metal lines of the first grating and the alternating metal lines of the second grating, the region of dielectric material comprising a cross-linked photolyzable material.

8. The interconnect structure of claim 7 , further comprising:

a conductive via disposed between and coupling a metal line of the first grating to a metal line of the second grating, the conductive via in the same plane as the region of dielectric material.

9. The interconnect structure of claim 8 , wherein the conductive via has a center directly aligned with a center of the metal line of the first grating and with a center of the metal line of the second grating.

10. The interconnect structure of claim 7 , wherein the dielectric lines of the first grating comprise a first dielectric material, and the dielectric lines of the second grating comprise a second dielectric material different from the first dielectric material, and wherein the first and second dielectric materials are different from the cross-linked photolyzable material.

11. The interconnect structure of claim 7 , wherein the dielectric lines of the first grating and the dielectric lines of the second grating comprise a same dielectric material different from the cross-linked photolyzable material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODU CT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072915/0674 →
Continuity (2)
Continuation 14133385 · Dec 18, 2013
Related Publication 20160104642A1 · Apr 14, 2016