IP Library Granted Patent US 9,954,528
Granted Patent B2
US 9,954,528 · App. 14/976,580 · Granted Apr 24, 2018

PSoC architecture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,954,528
App. No.
14/976,580
Granted
Apr 24, 2018
Kind
B2
Abstract

An example semiconductor chip includes analog circuits, digital circuits, and a digital input port. The digital input port is to receive an input signal. The analog circuit is to receive the input signal from the digital input port and produce a digital signal based on the input signal.

Claims (8)

1. A semiconductor chip comprising:

analog circuits;

digital circuits; and

a digital input port configured to receive an input signal, wherein the analog circuit is configured to receive the input signal from the digital input port and produce a digital signal based on the input signal.

2. The semiconductor chip of claim 1 , wherein the digital circuits are configured to receive the digital signal produced by the analog circuits.

3. The semiconductor chip of claim 1 , wherein the input signal comprises a series of pulses received from a device located external to the semiconductor chip.

4. The semiconductor chip of claim 1 , further comprising a memory element, the memory element to store configuration data, wherein after the digital circuits provide a first digital function, the digital circuits are changeable to provide a second digital function, based on the configuration data.

5. The semiconductor chip of claim 4 , wherein the memory element to store further configuration data, wherein a parameter of the first digital function is adjustable, based on the further configuration data.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Dec 19, 2019
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 051334/0722 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 051293/0756 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST Recorded Dec 5, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 051209/0721 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Oct 16, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING
Reel/Frame 047797/0854 →
SECURITY INTEREST Recorded Aug 15, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039676/0237 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2016
From: SNYDER, WARREN; MAR, MONTE
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 038918/0622 →