IP Library Granted Patent US 10,261,725
Granted Patent B2
US 10,261,725 · App. 15/015,052 · Granted Apr 16, 2019

Storage system capable of invalidating data stored in a storage device thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,261,725
App. No.
15/015,052
Granted
Apr 16, 2019
Kind
B2
Abstract

A storage device includes a non-volatile semiconductor storage device including a plurality of physical blocks, and a controller. The controller is configured to maintain a mapping of logical addresses to locations within the physical blocks, send, to a host, a first list that contains logical addresses corresponding to one or more target physical block that are targeted for garbage collection, and then receive, from the host, a second list that contains one or more logical addresses in the first list, and invalidate data stored in the logical addresses in the second list prior to the garbage collection.

Claims (33)

1. A storage device, comprising:

a non-volatile semiconductor storage device including a plurality of physical blocks; and

a controller configured to

maintain a mapping of logical addresses to locations within the physical blocks,

in response to a first command from a host determine one or more physical blocks that are targeted for a garbage collection process, and send, to the host, a first list that contains logical addresses mapped to locations within the one or more target physical blocks that are targeted for garbage collection, and

in response to a second command from the host with a second list that contains one or more, but less than all of, logical addresses in the first list, invalidate data stored in the logical addresses in the second list, and copy data from the target physical blocks, including data stored in the logical addresses in the first list but not in the second list and excluding the invalidated data, to one or more other physical blocks.

2. The storage device according to claim 1 , wherein

the data stored in the logical addresses in the first list includes both valid and invalid data.

3. The storage device according to claim 1 , wherein

the data stored in the logical addresses in the first list includes only valid data.

4. The storage device according to claim 1 , wherein

the logical addresses in the first list are mapped to locations within physical blocks that are selected based on age of valid data contained in the physical blocks.

5. The storage device according to claim 1 , wherein

the logical addresses in the first list are mapped to locations within physical blocks that are selected based on a ratio of invalid data to valid data contained in the physical blocks.

6. A computing device comprising a processing unit programmed to carry out a method of communicating with a storage device including a plurality of physical blocks, said method comprising:

sending to the storage device a first command to cause the storage device to determine one or more physical blocks that are targeted for a garbage collection process;

receiving from the storage device, after the storage device has determined one or more physical blocks that are targeted for the garbage collection process, a first list that contains logical addresses mapped to locations within the one or more target physical blocks that are targeted for garbage collection;

generating a second list that contains one or more, but less than all of, logical addresses in the first list; and

transmitting a second command to the storage device with the second list, so as to cause the storage device to invalidate data stored in the logical addresses in the second list and copy data from the target physical blocks, including data stored in the logical addresses in the first list but not in the second list and excluding the invalidated data, to one or more other physical blocks.

7. The computing device according to claim 6 , wherein

the data stored in the logical addresses in the second list includes only valid data.

8. The computing device according to claim 6 , wherein

the logical addresses contained in the second list correspond to data that are determined to be unnecessary.

9. The computing device according to claim 8 , wherein

the data are determined to be unnecessary, based on a cache hit ratio with respect to the data or a frequency of access to the data.

10. The computing device according to claim 6 , wherein

a file system of the computing device causes the processing unit to generate the second list, and a driver of the computing device causes the processing unit to send the generated second list to the storage device.

11. The computing device according to claim 6 , wherein the method further comprises:

updating index data stored in the computing device, so as to reflect the invalidation of the data stored in the logical addresses in the second list.

12. The storage device according to claim 1 , wherein the first command is a command for requesting a list of logical addresses mapped to locations within a designated number of target physical blocks that are targeted for garbage collection.

13. The storage device according to claim 12 , wherein the second command is a command that specifies one or more of the logical addresses indicated in the list requested by the first command.

14. The computing device according to claim 6 , wherein the first command is a command for requesting a list of logical addresses mapped to locations within a designated number of target physical blocks that are targeted for garbage collection.

15. The computing device according to claim 14 , wherein the second command is a command that specifies one or more of the logical addresses indicated in the list requested by the first command.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2016
From: HASHIMOTO, DAISUKE; KANNO, SHINICHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 038751/0543 →