IP Library Granted Patent US 9,641,330
Granted Patent B2
US 9,641,330 · App. 15/017,731 · Granted May 2, 2017

Trusted tamper reactive secure storage

Inventor: Richard J. Takahashi (Phoenix, AZ)
Assignee: Cyber Solutions International, LLC
H04L9/10G06F21/78G06F21/86H04L9/0877G06F2221/2101H04L2209/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,641,330
App. No.
15/017,731
Granted
May 2, 2017
Kind
B2
Abstract

A cryptographic system includes a memory device and a processor. The memory device has at least two sections, including a first section and a second section. The processor is configured to determine a mode of operation, receive a signal, and selectively zeroize at least one section of the memory device based at least in part on the received signal and the determined mode of operation.

Claims (6)

1. A networked system comprising:

at least two general devices configured to communicate with at least one server over a network the general devices selected from a group consisting of an automated teller machine; a radio a personal computer and a tablet computer;

each general device including a memory having at least two sections, including a first predetermined section and a second predetermined section;

the memory further including a processor programmed to determine a mode of operation among at least a first mode of operation and a second mode of operation, receive a signal, and selectively zeroize at least one of the first predetermined section and the second predetermined section of the memory based at least in part on the received signal and the determined mode of operation,

wherein the signal includes one of a first input signal corresponding to the first mode of operation and a second input signal corresponding to the second mode of operation,

wherein the processor is programmed to zeroize the first predetermined section in response to receiving the first input signal and the second predetermined section in response to receiving the second input signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2019
From: CYBER SOLUTIONS INTERNATIONAL, LLC
To: PRO MARKETING SALES, INC.
Reel/Frame 049488/0415 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2016
From: TAKAHASHI, RICHARD J
To: CYBER SOLUTIONS INTERNATIONAL, LLC
Reel/Frame 037734/0431 →
Continuity (4)
Continuation 14272873 · May 8, 2014
Provisional Application 61821094 · May 8, 2013
Provisional Application 61821010 · May 8, 2013
Related Publication 20160156469A1 · Jun 2, 2016