IP Library Granted Patent US 10,146,735
Granted Patent B2
US 10,146,735 · App. 15/019,234 · Granted Dec 4, 2018

Expanded distribution unit

Inventors: Stefan Poledna (Klosterneuburg, AT); Hermann Kopetz (Baden, AT); Martin Schwarz (Wr. Neustadt, AT)
Assignee: FTS COMPUTERTECHNIK GMBH
G06F15/17331G06F12/0835G06F12/1081H04L49/103H04L49/35H04L67/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,146,735
App. No.
15/019,234
Granted
Dec 4, 2018
Kind
B2
Abstract

The invention relates to a method for processing real-time data in a distribution unit of a distributed computer system, the computer system comprising a plurality of node computers and distribution units, the distribution unit containing, in addition to a switching engine (SE) and a switching memory (SM), one or more application computers each with one or more application central processing units and each with one or more application memories (AM), wherein the switching engine of the distribution unit, when it receives, at one of its ports, a message intended for an application computer, forwards this message to the addressed application computer through a direct memory access (DMA) unit that is arranged between the switching memory and the application memory of the addressed application computer and that is under the control of the switching engine. The invention also relates to an expanded distribution unit and a computer system with such expanded distribution units.

Claims (20)

1. A method for processing real-time data in a distribution unit of a distributed computer system, the distributed computer system comprising node computers and the distribution unit, the distribution unit comprising a switching engine ( 130 ), a switching memory ( 140 ), and one or more application computers ( 220 , 230 ) comprising one or more application central processing units ( 223 , 233 ) and one or more application memories ( 222 , 232 ), wherein the switching engine ( 130 ) of the distribution unit:

receives, at one of its ports ( 121 , 122 , 123 ), a message intended for an application computer of the one or more application computers; and

forwards the message to an addressed application computer ( 220 , 230 ) of the one or more application computers through a direct memory access (DMA) unit ( 221 , 231 );

wherein the DMA unit is arranged between the switching memory ( 140 ) and an application memory of the one or more application memories ( 222 , 232 ) of the addressed application computer ( 220 , 230 ) and is controlled by the switching engine ( 130 ),

wherein the distributed computer system comprises a time-triggered computer system, in which the switching engine ( 130 ) and the one or more application computers have access to a global sparse time base, and the switching engine outputs, at global time points contained in a schedule created a priori, a command to the DMA unit arranged between the switching memory and the one or more application computers, the command instructing to start a DMA transfer of data from the switching memory to the one or more application memories and to start a DMA transfer of data from the one or more application memories to the switching memory.

2. The method of claim 1 , wherein the source and destination addresses of the data that the DMA is to transport between the switching memory and the application memory, or vice versa, are contained in a schedule of the switching engine.

3. The method of claim 1 , wherein during transport intervals, no CPU ( 223 , 233 ) of the application computer ( 220 , 230 ) accesses an area of its memory that is affected by the transport.

4. The method of claim 1 , wherein both time-triggered and event-driven messages are transported and processed in the distribution unit.

5. The method of claim 1 , wherein the data is transported according to the TTEthernet protocol.

6. A distribution unit for processing real-time data in a distributed computer system, the distributed computer system comprising node computers and distribution units, the distribution unit comprising:

a switching engine ( 130 );

a switching memory ( 140 );

one or more application computers ( 220 , 230 ), each of the one or more application computers having one or more application central processing units ( 223 , 233 ) and one or more application memories ( 222 , 232 ); and

direct memory access (DMA) units ( 221 , 231 ) arranged between the switching memory ( 140 ) of the distribution unit and the one or more application memories ( 222 , 232 ) of the one or more application computers ( 220 , 230 ), the DMA units having control lines running from the switching engine ( 130 ) of the distribution unit to each of the DMA units, the control lines enabling the transport of commands from the switching engine ( 130 ) to the DMA units ( 221 , 231 ) for DMA transfer of memory areas of the switching memory ( 140 ) to memory areas of the one or more application memories and for transfer of the memory areas of the one or more application memories to memory areas of the switching memory ( 140 ),

wherein the distributed computer system comprises a time-triggered computer system, in which the switching engine ( 130 ) and the one or more application computers have access to a global sparse time base, and the switching engine outputs, at global time points contained in a schedule created a priori, a command to the DMA unit arranged between the switching memory and the one or more application computers, the command instructing to start a DMA transfer of data from the switching memory to the one or more application memories and to start a DMA transfer of data from the one or more application memories to the switching memory.

7. The distribution unit of claim 6 , wherein the control lines ( 301 ) are provided between the switching engine ( 130 ) and two or more, or all, of the one or more application computers ( 220 ).

8. The distribution unit of claim 6 , wherein at least one application computer of the one or more application computers is realized as a multiprocessor system.

9. The distribution unit of claim 8 , wherein all of the one or more application computers are realized as multiprocessor systems.

10. The distribution unit of claim 6 , wherein all subsystems of the distribution unit are implemented on a single highly integrated VLSI chip.

11. A computer system comprising multiple node computers and distribution units, wherein the computer system comprises one or more distribution units of claim 6 .

Assignments (2)
MERGER Recorded Sep 14, 2018
From: FTS COMPUTERTECHNIK GMBH
To: TTTECH COMPUTERTECHNIK AG
Reel/Frame 047648/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2016
From: POLEDNA, STEFAN; KOPETZ, HERMANN; SCHWARZ, MARTIN
To: FTS COMPUTERTECHNIK GMBH
Reel/Frame 040634/0742 →
Priority Claims (1)
AT 50098/2015 · Feb 10, 2015 · national
Continuity (1)
Related Publication 20160232126A1 · Aug 11, 2016