IP Library Granted Patent US 10,235,935
Granted Patent B2
US 10,235,935 · App. 15/032,147 · Granted Mar 19, 2019

Power off method of display device, and display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,235,935
App. No.
15/032,147
Granted
Mar 19, 2019
Kind
B2
Abstract

A power off method of a display device includes: detecting a power off operation on the display device; setting, when the power off operation is detected, a voltage for suppressing electrical stress on a drive transistor, in a capacitance element in each of a plurality of pixel circuits; and stopping power supply to a display panel immediately after the voltage is set.

Claims (30)

1. A power off method of a display device that includes a display panel having a plurality of pixel circuits arranged in a matrix, each of the plurality of pixel circuits including a light emitting element that emits light with luminance corresponding to an amount of current supplied, a drive transistor that supplies the current to the light emitting element, and a capacitance element that is connected to a gate of the drive transistor and holds a voltage representing the luminance, the power off method of a display device comprising:

detecting a power off operation of the display device;

setting, when the power off operation is detected, a voltage for suppressing electrical stress on the drive transistor, in the capacitance element in each of the plurality of pixel circuits; and

stopping power supply to the display panel immediately after the voltage is set,

wherein in the setting, a voltage equivalent to a threshold voltage of the drive transistor is set in the capacitance element in each of the plurality of pixel circuits, and

wherein the power off operation is detected when a user off-activation of a power switch is detected,

wherein the power off operation is also detected when an arrival of an off-time of an off timer set by a user is detected,

wherein the power off operation is also detected when a lapse of a time of a non-operation duration measurement timer set by the user is detected, and

wherein the power off operation is also detected when a decrease in power voltage to the display device due to a power failure is detected.

2. The power off method of a display device according to claim 1 ,

wherein in the setting:

an initial voltage that is higher than the threshold voltage of the drive transistor and does not cause the light emitting element to emit light is held in the capacitance element in each of the plurality of pixel circuits;

the drive transistor is brought into conduction by the initial voltage;

the voltage of the capacitance element is decreased by a conduction current flowing through the drive transistor brought into conduction;

the drive transistor is brought out of conduction by the decrease of the voltage of the capacitance element; and

the voltage equivalent to the threshold voltage is a voltage when the drive transistor is brought out of conduction.

3. The power off method of a display device according to claim 1 ,

wherein in the setting, the voltage equivalent to the threshold voltage of the drive transistor is set in the capacitance element in each of the plurality of pixel circuits simultaneously.

4. A display device, comprising:

a display panel having a plurality of pixel circuits arranged in a matrix, each of the plurality of pixel circuits including

a light emitting element that emits light according to an amount of current supplied,

a drive transistor that supplies the current to the light emitting element, and

a capacitance element that is connected to a gate of the drive transistor and holds a voltage representing luminance;

a voltage controller configured to set, when a power off operation is detected, a voltage for suppressing electrical stress on the drive transistor, in the capacitance element in each of the plurality of pixel circuits; and

a power controller configured to stop power supply to the display panel immediately after the voltage controller sets the voltage,

wherein the voltage controller is configured to set a voltage equivalent to a threshold voltage of the drive transistor, as the voltage for suppressing electrical stress on the drive transistor, and

wherein the power off operation is detected when a user off-activation of a power switch is detected,

wherein the power off operation is also detected when an arrival of an off-time of an off timer set by a user is detected,

wherein the power off operation is also detected when a lapse of a time of a non-operation duration measurement timer set by the user is detected, and

wherein the power off operation is also detected when a decrease in power voltage to the display device due to a power failure is detected.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 26, 2016
From: TSUGE, HITOSHI
To: JOLED INC.
Reel/Frame 038384/0970 →