IP Library Granted Patent US 10,103,178
Granted Patent B2
US 10,103,178 · App. 15/049,385 · Granted Oct 16, 2018

Display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,103,178
App. No.
15/049,385
Granted
Oct 16, 2018
Kind
B2
Abstract

A display device according to one embodiment, includes a thin-film transistor. The thin-film transistor includes a semiconductor layer including a channel region, first and second high-concentration impurity regions on both sides of the channel region, low-concentration impurity regions on both sides of the channel region, gate electrodes, first and second electrodes, and a light-shielding electrode opposing the channel region and the entire first high-concentration impurity region via an insulating layer, to produce a capacitance between itself and the first high-concentration impurity region.

Claims (10)

1. A display device comprising:

an insulating substrate, a plurality of thin-film transistors provided on the insulating substrate, and a drive circuit configured to drive the thin-film transistors,

at least one of the thin-film transistors comprising:

a semiconductor layer comprising channel regions including a first channel region and a second channel region, a first high-concentration impurity region and a second high-concentration impurity region which are provided on both sides of the channel regions, a first low-concentration impurity region located between the first channel region and the first high-concentration impurity region, a second low-concentration impurity region located between the second channel region and the second high-concentration impurity region, and a third low-concentration impurity region located between the first channel region and the second channel region;

a gate electrode opposing the channel regions via an insulating layer;

a first electrode connected to the first high-concentration impurity region;

a second electrode connected to the second high-concentration impurity region; and

a light-shielding electrode opposing the channel regions of the semiconductor layer and the entire first high-concentration impurity region via an insulating layer to produce a capacitance between the light-shielding electrode and the first high-concentration impurity region;

wherein the semiconductor layer is bent into, approximately, a U-shape; and the light-shielding electrode is bent into, approximately, an L-shape, a portion of which extends along a gate line and the other portion of which extends along and overlaps a signal line that connects pixel electrodes of a plurality of pixels.

2. The display device of claim 1 , wherein the semiconductor layer is formed of polysilicon.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2016
From: TADA, MASAHIRO; NAKAMURA, TAKASHI
To: JAPAN DISPLAY INC.
Reel/Frame 037785/0629 →