IP Library Granted Patent US 10,409,338
Granted Patent B2
US 10,409,338 · App. 15/057,507 · Granted Sep 10, 2019

Semiconductor device package having an oscillator and an apparatus having the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,409,338
App. No.
15/057,507
Granted
Sep 10, 2019
Kind
B2
Abstract

A semiconductor device package includes a substrate including, on an edge thereof, a connector that is connectable to a host, a nonvolatile semiconductor memory device disposed on a surface of the substrate, a memory controller disposed on the surface of the substrate, an oscillator disposed on the surface of the substrate and electrically connected to the memory controller, and a seal member sealing the nonvolatile semiconductor memory device, the memory controller, and the oscillator on the surface of the substrate.

Claims (68)

1. A semiconductor device package, comprising:

a substrate including, on an edge thereof, a connector that is connectable to a host;

a nonvolatile semiconductor memory device disposed on a surface of the substrate;

a memory controller disposed on the surface of the substrate;

an oscillator disposed on the surface of the substrate and electrically connected to the memory controller and positioned farther from the connector than the memory controller is; and

a seal member sealing the nonvolatile semiconductor memory device, the memory controller, and the oscillator on the surface of the substrate, wherein

the memory controller is connected to the substrate by a plurality of wires on a plurality of sides of the memory controller other than a side that faces the nonvolatile semiconductor memory.

2. The semiconductor device package according to claim 1 , wherein

the oscillator is disposed in a region of the substrate defined by an edge of the nonvolatile semiconductor memory device, an edge of the memory controller, and edges of the seal member.

3. The semiconductor device package according to claim 1 , further comprising:

a volatile semiconductor memory device disposed on the surface of the substrate, wherein

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the volatile semiconductor memory device is disposed in the second region.

4. The semiconductor device package according to claim 3 , wherein

a height of the volatile semiconductor memory device is greater than a height of the oscillator.

5. The semiconductor device package according to claim 1 , further comprising:

a temperature sensor disposed on the surface of the substrate, wherein

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the temperature sensor is disposed in the second region.

6. The semiconductor device package according to claim 5 , wherein

a height of the temperature sensor is greater than a height of the oscillator.

7. The semiconductor device package according to claim 1 , further comprising:

a power supply circuit disposed on the surface of the substrate, wherein

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the power supply circuit is disposed in the second region.

8. The semiconductor device package according to claim 1 , wherein the oscillator includes a housing and a crystal element disposed within the housing.

9. The semiconductor device package according to claim 8 , wherein

the crystal element is electrically connected to the memory controller through a wiring formed in the housing.

10. A storage apparatus, comprising:

a mother board having a plurality of connectors; and

a plurality of semiconductor memory device packages, wherein

each of the semiconductor memory device packages includes:

a substrate including, on an edge thereof, a connector that is connected to one of the connectors of the mother board;

a nonvolatile semiconductor memory device disposed on a surface of the substrate;

a memory controller disposed on the surface of the substrate;

an oscillator disposed on the surface of the substrate and electrically connected to the memory controller and positioned farther from the connector than the memory controller is; and

a seal member sealing the nonvolatile semiconductor memory device, the memory controller, and the oscillator on the surface of the substrate, and

the memory controller is connected to the substrate by a plurality of wires on a plurality of sides of the memory controller other than a side that faces the nonvolatile semiconductor memory.

11. The storage apparatus according to claim 10 , wherein

the oscillator is disposed in a region of the substrate defined by an edge of the nonvolatile semiconductor memory device, an edge of the memory controller, and edges of the seal member.

12. The storage apparatus according to claim 10 , wherein

each of the semiconductor memory device packages further includes a volatile semiconductor memory device disposed on the surface of the substrate,

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the volatile semiconductor memory device is disposed in the second region.

13. The storage apparatus according to claim 10 , wherein

each of the semiconductor memory device packages further includes a temperature sensor disposed on the surface of the substrate,

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the temperature sensor is disposed in the second region.

14. A computing apparatus, comprising:

a display;

a mother board having a first connector; and

a semiconductor memory device package including:

a substrate including, on an edge thereof, a second connector that is connected to the first connector of the mother board;

a nonvolatile semiconductor memory device disposed on a surface of the substrate;

a memory controller disposed on the surface of the substrate;

an oscillator disposed on the surface of the substrate, electrically connected to the memory controller, and positioned farther from the second connector than the memory controller is; and

a seal member sealing the nonvolatile semiconductor memory device, the memory controller, and the oscillator on the surface of the substrate, wherein

the memory controller is connected to the substrate by a plurality of wires on a plurality of sides of the memory controller other than a side that faces the nonvolatile semiconductor memory.

15. The computing apparatus according to claim 14 , wherein

the oscillator is disposed in a region of the substrate defined by an edge of the nonvolatile semiconductor memory device, an edge of the memory controller, and edges of the seal member.

16. The computing apparatus according to claim 14 , wherein

the semiconductor memory device package further includes a volatile semiconductor memory device disposed on the surface of the substrate,

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the volatile semiconductor memory device is disposed in the second region.

17. The computing apparatus according to claim 14 , wherein

the semiconductor memory device package further includes a temperature sensor disposed on the surface of the substrate,

a region of the substrate covered by the seal member includes first and second regions that are diagonal to each other, and

the oscillator is disposed in the first region, and the temperature sensor is disposed in the second region.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2016
From: MATSUMOTO, MANABU; MURAKAMI, KATSUYA; TANIMOTO, AKIRA; OZAWA, ISAO; KARAKANE, YUJI; SHIMAZAKI, TADASHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 038572/0850 →