IP Library Granted Patent US 10,338,613
Granted Patent B2
US 10,338,613 · App. 15/058,701 · Granted Jul 2, 2019

Circuits and methods for providing power and data communication in isolated system architectures

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,338,613
App. No.
15/058,701
Granted
Jul 2, 2019
Kind
B2
Abstract

A switch controller, an isolated system incorporating an integrated circuit (IC) and a method of operating a power switch. In one embodiment, the IC includes: (1) a monolithic substrate, (2) a drive circuit supported by the monolithic substrate and configured to drive a power switch, (3) a diagnostics block supported by the monolithic substrate and configured to provide diagnostic signals indicating at least one attribute associated with the power switch and (4) a control block supported by the monolithic substrate and configured to drive the drive circuit in response to control signals developed based on the diagnostic signals.

Claims (35)

1. A switch controller, comprising:

a microcontroller external to said switch controller;

a monolithic substrate;

a first and second drive circuit located on said monolithic substrate and configured to drive a respective first and second power switch, wherein said respective first and second power switch drives a respective first and second load;

a diagnostics block located on said monolithic substrate and configured to provide diagnostic signals indicating at least one attribute associated with said first and second power switch; and

a control block located on said monolithic substrate and configured to drive said first and second drive circuits in response to separate first and second control signals from said external microcontroller based on said diagnostic signals.

2. The switch controller as recited in claim 1 wherein said first and second power switches are transistors.

3. The switch controller as recited in claim 1 wherein said at least one attribute includes a current passing through said first and second power switch.

4. The switch controller as recited in claim 1 wherein said at least one attribute includes a temperature proximate said first and second power switch.

5. The switch controller as recited in claim 1 wherein said temperature is a temperature proximate a load powered by said first and second power switch.

6. The switch controller as recited in claim 1 further comprising a serial interface located on said monolithic substrate and configured to receive said control signals.

7. The switch controller as recited in claim 6 further comprising a sigma-delta modulator coupled to said serial interface and configured to convert said diagnostic signals to digital data for transmission by said serial interface.

8. The switch controller as recited in claim 1 further comprising a references block located on said monolithic substrate and configured to generate at least one reference signal for use by the switch controller.

9. An isolated system, comprising:

a monolithic substrate;

first and second gate drive circuits located on said monolithic substrate and configured to drive respective first and second power transistors, wherein said first and second power transistors drives a respective first and second load;

a control block located on said monolithic substrate and configured to drive said first and second gate drive circuits with separate first and second control signals based on diagnostic signals; and

a microcontroller external to said monolithic substrate and coupled to said control block and configured to receive said diagnostic signals and provide said control signals.

10. The isolated system as recited in claim 9 wherein said first and second power transistors are field-effect transistors.

11. The isolated system as recited in claim 9 further comprising a data bus coupled to said microcontroller and said control block and configured to communicate said separate first and second control signals.

12. The isolated system as recited in claim 11 further comprising an isolation circuit interposed in said data bus.

13. The isolated system as recited in claim 9 wherein said first and second power transistors are external to said monolithic substrate.

14. The isolated system as recited in claim 9 wherein said microcontroller is powered by a power supply coupled to an AC power bus coupled to said first and second power transistors.

15. The isolated system as recited in claim 14 further comprising an isolation circuit coupled between said power supply and said microcontroller.

16. The isolated system as recited in claim 6 wherein said microcontroller is a secondary microcontroller and said isolated system further comprises a primary microcontroller coupled to said secondary microcontroller.

17. A method of operating a first and second power switch, comprising:

driving said first and second power switch with a first and second drive circuit, respectively, wherein said respective first and second power switch drives a respective first and second load;

providing diagnostic signals indicating at least one attribute associated with said first and second power switch to a microcontroller external to said power switch; and

driving said first and second drive circuit in response to separate first and second control signals from said external microcontroller based on said diagnostic signals and in response to a current sampled from a power bus coupled to said drive circuit.

18. The method as recited in claim 17 wherein said first and second power switches are transistors.

19. The method as recited in claim 17 wherein said at least one attribute includes a current passing through said first and second power switch.

20. The method as recited in claim 17 wherein said at least one attribute includes a temperature proximate said power switch.

21. The method as recited in claim 17 further comprising receiving said control signals with a serial interface.

22. The method as recited in claim 17 further comprising converting said diagnostic signals to digital data for transmission by said serial interface.

23. The method as recited in claim 17 further comprising generating at least one reference signal.

Assignments (5)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (039170/0127) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0272 →
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
SECURITY INTEREST Recorded Jul 15, 2016
From: TRIUNE SYSTEMS, L.L.C.
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 039170/0127 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2016
From: TEGGATZ, ROSS E.; BLACKALL, ERIC C.; ATRASH, AMER H.; BALDWIN, DAVID J.
To: TRIUNE SYSTEMS, L.L.C.
Reel/Frame 038058/0052 →