IP Library Granted Patent US 10,095,210
Granted Patent B2
US 10,095,210 · App. 15/061,939 · Granted Oct 9, 2018

Device programming system with multiple-device interface and method of operation thereof

Inventors: Andrew B. Caley (Bellevue, WA); Derek P. Steffey (Sequim, WA)
Assignee: Data I/O Corporation
G05B19/0426G05B15/02G06F8/63G05B19/05
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,095,210
App. No.
15/061,939
Granted
Oct 9, 2018
Kind
B2
Abstract

A device programming system, and a method of operation thereof, includes: a field programmable gate array unit configured using a programming driver retrieved based on a device type of a first programmable device; and a second programmable device and the first programmable device configured simultaneously using a master image and the field programmable gate array unit.

Claims (18)

1. A device programming system comprising:

a field programmable gate array unit configured using a programming driver retrieved based on a device type of a first programmable device; and

wherein a second programmable device and the first programmable device are configured simultaneously using a master image and the field programmable gate array unit.

2. The system as claimed in claim 1 further comprising:

a plurality of algorithm programming modules executing in independent parallel processing threads; and

wherein:

the first programmable device having the device type determined in one of the independent parallel processing threads.

3. The system as claimed in claim 1 further comprising:

a plurality of algorithm programming modules executing in independent parallel processing threads; and

wherein:

the first programmable device and the second programmable device are programmed in the independent parallel processing threads.

4. The system as claimed in claim 1 wherein the first programmable device and the second programmable device are configured based on the master image stored in a programmer memory unit.

5. The system as claimed in claim 1 wherein the second programmable device is configured using a second programming driver.

6. The system as claimed in claim 1 wherein the first programmable device and the second programmable device configured using slices of the master image.

7. The system as claimed in claim 6 wherein the master image is partitioned into the slices having a block size based on the first programmable device.

8. The system as claimed in claim 6 wherein the second programmable device has a second device type.

9. The system as claimed in claim 6 further comprising a system storage unit for storing the master image.

10. The system as claimed in claim 6 wherein the second programmable device is configured based on a second device type.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2016
From: CALEY, ANDREW B.; STEFFEY, DEREK P.
To: DATA I/O CORPORATION
Reel/Frame 039931/0663 →
Continuity (2)
Provisional Application 62129758 · Mar 6, 2015
Related Publication 20160259312A1 · Sep 8, 2016
Cited By (1)
US 12,408,287