IP Library Granted Patent US 10,607,964
Granted Patent B2
US 10,607,964 · App. 15/061,989 · Granted Mar 31, 2020

Semiconductor device

Inventors: Shinya Fukayama (Nagoya Aichi, JP); Yukifumi Oyama (Yokkaichi Mie, JP); Keisuke Taniguchi (Yokkaichi Mie, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L25/0657H01L24/14H01L24/13H01L24/16H01L24/75H01L24/81H01L2224/0401H01L2224/0557H01L2224/131H01L2224/13014H01L2224/1319H01L2224/13025H01L2224/1403H01L2224/14131H01L2224/14135H01L2224/14152H01L2224/14177H01L2224/14181H01L2224/14505H01L2224/14517H01L2224/16146H01L2224/16238H01L2224/75315H01L2225/06513H01L2225/06517H01L2225/06541H01L2924/1438H01L2924/14511H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,607,964
App. No.
15/061,989
Granted
Mar 31, 2020
Kind
B2
Abstract

A semiconductor device includes a semiconductor chip in which a first bump is provided on a first surface, a plurality of first adhesives are provided on the first surface of the semiconductor chip, and a second adhesive is provided on the first surface of the semiconductor chip, and of which a layout area on the first surface is smaller than a layout area of the plurality of first adhesives. In comparison to a first adhesive that is farthest from the center or a moment of inertia of the first surface of the semiconductor chip among the plurality of the first adhesives, the second adhesive is provided farther from the center or the moment of inertia of the semiconductor chip.

Claims (44)

1. A semiconductor device, comprising:

a first semiconductor chip having a first bump in a bump region on a first surface of the first semiconductor chip;

a second semiconductor chip bonded to the first surface of the first semiconductor chip;

a plurality of first adhesive portions spaced laterally from one another and positioned outside of the bump region on a first layout area of the first surface of the first semiconductor chip; and

a second adhesive portion provided on a second layout area of the first surface of the first semiconductor chip, the second layout area occupying an area smaller than an area the first layout area, wherein

the second adhesive portion is located farther from the bump region of the first semiconductor chip as compared to a location of the plurality of first adhesive portions relative to the bump region, and

the first adhesive portions and the second adhesive portion are adhered to the first and second semiconductor chips.

2. The device according to claim 1 , wherein

the first surface of the first semiconductor chip has a substantially polygonal shape including a short side and a long side,

the second adhesive portion is provided in a first region on the first surface which is surrounded by a first straight line, a portion of the short side, and a portion of the long side, and

the first straight line is a line that connects a first one of the first adhesive portions in the plurality of first adhesive portions, the first one of the first adhesive portions being positioned on the short side of the first surface farthest from a geometric center of the first surface, and a second one of the first adhesive portions in the plurality of first adhesive portions, the second one of the first adhesive portions being positioned on the long side of the first surface farthest from the geometric center of the first surface.

3. The device according to claim 2 , wherein a minimum lateral gap between the plurality of first adhesive portions and the second adhesive portion on the first surface is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

4. The device according to claim 2 , further comprising:

a second bump in the first region.

5. The device according to claim 4 , wherein a minimum lateral gap between the plurality of first adhesive portions and the second adhesive portion on the first surface is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

6. The device according to claim 2 , wherein the second adhesive portion comprises three or more separated portions.

7. The device according to claim 6 , wherein a minimum lateral gap between the plurality of first adhesive portions and the second adhesive portion is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

8. The device according to claim 6 , further comprising:

a second bump in the first region.

9. The device according to claim 8 , wherein a minimum lateral gap between the first adhesive portions and the second adhesive portion on the first surface is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

10. The device according to claim 9 , wherein the second bump is a power supply terminal or a ground terminal which is electrically connectable to a power supply or a ground.

11. The device according to claim 9 , wherein

the first bump is located at a position that is closer than the first region to the geometric center of the first surface, and

the second bump is located at a position in the first region which is closer than the second adhesive portion to the geometric center of the first surface.

12. The device according to claim 11 , wherein a minimum lateral gap between the first adhesive portions and the second adhesive portion on the first surface is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

13. The device according to claim 11 , wherein the second bump is a power supply terminal or a ground terminal which is electrically connectable to a power supply or a ground.

14. The device according to claim 13 , wherein a minimum lateral gap between the first adhesive portions and the second adhesive portion on the first surface is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

15. The device according to claim 14 , wherein the planar dimension is a diameter.

16. The device according to claim 1 , wherein a minimum lateral gap between the plurality of first adhesive portions and the second adhesive portion is greater than or equal to a planar dimension of one of the first adhesive portions on the first surface.

17. A semiconductor device, comprising:

a plurality of stacked semiconductor chips each having a first surface opposing a second surface in a first direction, each first surface having a first bump thereon, the first bump being located near a center of the first surface in a second direction orthogonal to the first direction;

a plurality of first adhesive portions in a first layout area between the first surface of first one of the stacked semiconductor chips and the second surface of a second one of the stacked semiconductor chips adjacent to the first one of the stacked semiconductor chips in the first direction, and the first adhesive portions each have a columnar shape and are separated from one another in the second direction; and

a second adhesive portion in a second layout area between the first surface of the first one of the stacked semiconductor chips and the second surface of the second one of the stacked semiconductor chip, the second layout area being located at a corner region of the first surface and having an area smaller than an area of the first layout area, wherein

the first adhesive portions and the second adhesive portion are each adhered to both the first one and the second one of the stacked semiconductor chips.

18. The semiconductor device according to claim 17 , wherein a minimum lateral gap between the first adhesive portions and the second adhesive portion on the first surface is greater than or equal to a planar dimension of a first adhesive portion on the first surface.

19. The semiconductor device according to claim 17 , further comprising:

a second bump in the second adhesive portion.

20. A semiconductor device, comprising:

a plurality of stacked semiconductor chips each having a first bump on a first surface opposing a second surface along a first direction;

a plurality of first adhesive portions each having a columnar shape and positioned in a first layout area between the first surface of one of the stacked semiconductor chips and the second surface of an adjacent one of the stacked semiconductor chips in the first direction; and

a second adhesive portion in a second layout area between the first surface of the one of the stacked semiconductor chips and the second surface of the adjacent one of the stacked semiconductor chips in the first direction, the second layout area being smaller than the first layout area in a second direction that is orthogonal to the first direction, wherein

a gap between adjacent semiconductor chips in the plurality of stacked semiconductor chips is the same in a center region of the adjacent semiconductor chips and corner regions of the adjacent semiconductor chips in the first direction, and

a minimum lateral gap between the plurality of first adhesive portions and the second adhesive portion on the first surface in the second direction is greater than or equal to a maximum lateral dimension along the first surface of the first adhesive portions in the second direction, and

the first adhesive portions and the second adhesive portion are each in direct contact with and adhered to the adjacent semiconductor chips.

Assignments (6)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2016
From: TANIGUCHI, KEISUKE
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 040194/0447 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2016
From: FUKAYAMA, SHINYA; OYAMA, YUKIFUMI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 039845/0636 →
Cited By (1)
US 12,424,582