IP Library Granted Patent US 9,559,721
Granted Patent B2
US 9,559,721 · App. 15/064,992 · Granted Jan 31, 2017

Systems and methods for compression of high-frequency signals

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,559,721
App. No.
15/064,992
Granted
Jan 31, 2017
Kind
B2
Abstract

Systems and methods for compressing high-frequency signals are described in certain embodiments herein. According to certain embodiments, a high-frequency signal can be converted into a lower frequency signal so that it can be processed by one or more devices in a lower frequency infrastructure. In certain embodiments, the high-frequency signal can be compressed by certain signal conditioning components and an algorithm executed by a computer processor to at least receive a high-frequency signal, correct the high-frequency signal, determine a number of samples to be taken from the high-frequency signal (i.e., sample the high-frequency signal), store a value associated with the sampled signal, and generate a waveform that includes lower frequency content that may represent the original, high-frequency signal.

Claims (39)

1. An apparatus comprising:

a summing junction configured to receive at least one compressed signal created in part by compressing at least one measured signal;

a modulator coupled to said summing junction and configured to modulate the at least one compressed signal;

a filter coupled to said modulator and configured to filter the at least one measured signal;

at least one memory coupled to said modulator and configured to store the at least one compressed signal; and

a maximum detect and hold control interface coupled to at least one of said summing junction, said modulator, said filter, and said at least one memory, said maximum detect and hold control interface configured to:

control at least one of said summing junction, said modulator, said filter, and said at least one memory to compress the at least one measured signal; and

divide the at least one compressed signal into at least two divisions based at least in part on a determined number of samples to be collected from a corrected signal.

2. The apparatus of claim 1 , wherein said maximum detect and hold control interface is further configured to compress and divide the at least one measured signal having a frequency of at least approximately 100 kHz.

3. The apparatus of claim 1 further comprising a signal rectifier configured to correct the at least one measured signal by recording only a predefined portion of the at least one measured signal.

4. The apparatus of claim 3 , wherein the predefined portion of the at least one measured signal is a positive portion of the at least one measured signal.

5. The apparatus of claim 1 , wherein said maximum detect and hold control interface is further configured to divide the at least one compressed signal into a plurality of packets, wherein an amount of the plurality of packets is based at least in part on the at least two divisions.

6. The apparatus of claim 1 , wherein said summing junction is further configured to receive the at least one compressed signal as an amplitude modulated sinusoidal waveform.

7. The apparatus of claim 1 , wherein said maximum detect and hold control interface is further configured to at least one of store and output a waveform representing the at least one compressed signal.

8. The apparatus of claim 1 , wherein said filter comprises a bandpass filter.

9. The apparatus of claim 1 , wherein said filter comprises a decimation bandwidth filter.

10. The apparatus of claim 1 further comprising a pre-amplifier coupled to at least one of a sensor, said summing junction, said modulator, said filter, and said at least one memory, said pre-amplifier configured to amplify the at least one measured signal to increase a resolution thereof.

11. The apparatus of claim 1 , wherein said maximum detect and hold control interface comprises a digital signal processor (DSP) comprising firmware, said DSP configured to receive computer-executable instructions to implement a computer algorithm for compressing the at least one measured signal.

12. The apparatus of claim 1 further comprising an input/output (TO) module comprising at least one of an analog-to-digital converter and an additional filter, and coupled to at least one of said modulator and said summing junction, said TO module configured to further modulate the at least one compressed signal, said modulator further configured to transmit the at least one compressed signal to said TO module in a lower frequency infrastructure than an original high frequency signal.

13. A system comprising:

at least one memory configured to store computer-executable instructions; and

at least one processor configured to access said at least one memory, said at least one processor further configured to execute the computer-readable instructions to:

receive a signal;

correct the signal;

determine a number of samples to be collected from the corrected signal;

divide the corrected signal into a plurality of packets;

store a maximum value of the corrected signal for each packet of the plurality of packets; and

generate a waveform based at least in part on the maximum value stored for each packet of the plurality of packets.

14. The system of claim 13 , wherein said at least one processor is further configured to receive a signal having a frequency of at least approximately 100 kHz.

15. The system of claim 13 , wherein said at least one processor is further configured to execute the computer-executable instructions to correct the signal by recording only a predefined portion of the signal.

16. A method comprising:

receiving, from a monitored machine, a high-frequency signal having a frequency of at least approximately 100 kHz;

correcting the high-frequency signal by recording only a predefined portion of the high-frequency signal;

determining a number of samples to be collected from the corrected high-frequency signal;

dividing the high-frequency signal into a plurality of packets based at least in part on the number of samples;

storing a maximum value of the corrected high-frequency signal for each packet of the plurality of packets; and

generating a waveform based at least in part on the maximum value stored for each packet of the plurality of packets.

17. The method of claim 16 , wherein correcting the high-frequency signal by recording only a predefined portion of the high-frequency signal comprises recording a positive portion of the high-frequency signal.

18. The method of claim 16 , wherein generating a waveform based at least in part on the maximum value stored for each packet of the plurality of packets comprises generating an amplitude modulated sinusoidal waveform.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2020
From: GENERAL ELECTRIC COMPANY
To: BAKER HUGHES, A GE COMPANY, LLC
Reel/Frame 051699/0158 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2016
From: HOWARD, BRIAN FRANCIS
To: GENERAL ELECTRIC COMPANY
Reel/Frame 037933/0034 →