IP Library Granted Patent US 9,887,237
Granted Patent B2
US 9,887,237 · App. 15/065,843 · Granted Feb 6, 2018

Magnetic storage device

Inventors: Shintaro Sakai (Seoul, KR); Keisuke Nakatsuka (Seoul, KR); Hiroyuki Kanaya (Seoul, KR); Yoshinori Kumura (Seoul, KR); Katsuyuki Fujita (Nishitokyo Tokyo, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L27/226G01R15/20G01R15/205G01R33/09G01R33/098G11B5/39G11B5/3909G11B5/3993G11C11/161H01L27/22H01L27/228H01L41/06H01L43/02H01L43/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,887,237
App. No.
15/065,843
Granted
Feb 6, 2018
Kind
B2
Abstract

According to an embodiment, a magnetic storage device includes a semiconductor region including a trench; a gate electrode disposed in the trench; an insulation film covering the gate electrode and provided in a manner to fill the trench; and a magnetoresistive effect element including at least a first ferromagnetic layer, a second ferromagnetic layer, and a non-magnetic layer provided between the first ferromagnetic layer and the second ferromagnetic layer, the non-magnetic layer in a side surface of the magnetoresistive effect element including the non-magnetic layer being provided on a top surface of the insulation film.

Claims (27)

1. A magnetic storage device comprising:

a first semiconductor region;

a magnetoresistive effect element which is disposed on a top surface of the first semiconductor region and in which at least a first ferromagnetic layer, a non-magnetic layer and a second ferromagnetic layer are stacked;

a second semiconductor region disposed on the top surface of the first semiconductor region and disposed on an outer side surface of the magnetoresistive effect element;

an insulation region disposed on an outer side surface of the second semiconductor region;

a conductive region disposed on an outer side surface of the insulation region; and

a third semiconductor region disposed on top surfaces of the magnetoresistive effect element and the second semiconductor region.

2. The magnetic storage device of claim 1 , wherein:

the magnetic storage device comprises a plurality of memory cells,

each of the plurality of memory cells includes the first semiconductor region, the magnetoresistive effect element, the second semiconductor region, the insulation region, the conductive region, and the third semiconductor region, and

the conductive region of one of two neighboring memory cells of the plurality of memory cells is the conductive region of the other of the two neighboring memory cells.

3. The magnetic storage device of claim 1 , wherein:

the magnetic storage device comprises a plurality of memory cells,

each of the plurality of memory cells includes the first semiconductor region, the magnetoresistive effect element, the second semiconductor region, the insulation region, the conductive region, and the third semiconductor region, and

the first semiconductor region of one of two neighboring memory cells of the plurality of memory cells is the third semiconductor region of the other of the two neighboring memory cells.

4. The magnetic storage device of claim 3 , further comprising:

a first conductive film,

a second conductive film, and

a transistor including:

a fourth semiconductor region;

a fifth semiconductor region disposed on a top surface of the fourth semiconductor region;

a second insulation region disposed on an outer side surface of the fifth semiconductor region;

a second conductive region disposed on an outer side surface of the second insulation region; and

a sixth semiconductor region disposed on a top surface of the fifth semiconductor region,

wherein the fourth semiconductor region of the transistor is the third semiconductor region of a first memory cell of the plurality of memory cells,

wherein the first conductive film is in contact with a top surface of the sixth semiconductor region, and

wherein the second conductive film is in contact with a bottom surface of the first semiconductor region of a second memory cell of the plurality of the memory cells.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0382 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2016
From: SAKAI, SHINTARO; NAKATSUKA, KEISUKE; KANAYA, HIROYUKI; KUMURA, YOSHINORI; FUJITA, KATSUYUKI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 038635/0017 →
Continuity (2)
Provisional Application 62257094 · Nov 18, 2015
Related Publication 20170141157A1 · May 18, 2017