IP Library Granted Patent US 9,853,126
Granted Patent B2
US 9,853,126 · App. 15/075,078 · Granted Dec 26, 2017

Semiconductor device with vertical gate and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,853,126
App. No.
15/075,078
Granted
Dec 26, 2017
Kind
B2
Abstract

A gate electrode is formed in a trench reaching a drain region so as to leave a concave portion on the top of the trench. A first insulating film is formed, which fills the concave portion and of which the thickness increases as the distance from an end of the trench increases on the substrate surface on both sides of the trench. First and second source regions are formed in a self-alignment manner by introduction of impurities through the first insulating film.

Claims (78)

1. A semiconductor device with vertical gate comprising:

a semiconductor substrate;

a drain region of a first conductivity type disposed on the semiconductor substrate;

a first body region of a second conductivity type disposed on the drain region, the second conductivity type being different from the first conductivity type;

a trench penetrating the first body region and reaching the drain region;

a gate insulating film disposed on a side wall of the trench;

a gate electrode disposed on the gate insulating film, a top surface of the gate electrode being located at a position lower than a top end of the trench;

a source region of the first conductivity type disposed on the surface of the first body region and adjacent to the trench;

a second body region of the second conductivity type disposed on a side of the source region opposite to the trench, an impurity concentration of the second body region being higher than an impurity concentration of the first body region;

an insulating film disposed on the gate electrode;

a conductive film electrically connecting the source region and the second body region to each other, wherein

the insulating film comprises a first region and a second region disposed on the first region,

in the first region, a concentration of a same type of impurity as an impurity of the source region is higher than a concentration of a same type of impurity as an impurity of the second body region, and

the second region includes the same type of impurity as the impurity of the second body region and does not substantially include the same type of impurity as the impurity of the source region.

2. The semiconductor device with vertical gate of claim 1 , wherein

the source region includes a first source region of the first conductivity type having a first impurity, and a second source region of the first conductivity type disposed on the first source region and having a second impurity different from the first impurity, and

the first region of the insulating film includes the first impurity and the second impurity.

3. The semiconductor device with vertical gate of claim 2 , wherein

a width of the source region decreases with an increase in distance from an upper surface of the source region.

4. The semiconductor device with vertical gate of claim 3 , wherein

an interface between the source region and the first body region forms a planar shape inclined with respect to the side wall of the trench.

5. The semiconductor device with vertical gate of claim 1 , wherein

a width of the source region decreases with an increase in distance from an upper surface of the source region.

6. The semiconductor device with vertical gate of claim 5 , wherein

an interface between the source region and the first body region forms a planar shape inclined with respect to the side wall of the trench.

7. A semiconductor device with vertical gate comprising:

a semiconductor substrate;

a drain region of a first conductivity type disposed on the semiconductor substrate;

a first body region of a second conductivity type disposed on the drain region, the second conductivity type being different from the first conductivity type;

a trench penetrating the first body region and reaching the drain region;

a gate insulating film disposed on a side wall of the trench;

a gate electrode disposed on the gate insulating film, a top surface of the gate electrode being located at a position lower than a top end of the trench;

a source region of the first conductivity type disposed on the surface of the first body region and adjacent to the trench;

a second body region of the second conductivity type disposed on a side of the source region opposite to the trench, an impurity concentration of the second body region being higher than an impurity concentration of the first body region;

an insulating film disposed on the gate electrode;

a conductive film that electrically connects the source region and the second body region to each other, wherein

at least a top portion of the insulating film includes a same type of impurity as the second body region,

the source region includes a first source region of the first conductivity type having a first impurity, and a second source region of the first conductivity type disposed on the first source region and having a second impurity different from the first impurity, and

at least a bottom portion of the insulating film includes the first impurity and the second impurity.

8. The semiconductor device with vertical gate of claim 7 , wherein

a width of the source region decreases with an increase in distance from an upper surface of the source region.

9. The semiconductor device with vertical gate of claim 8 , wherein

an interface between the source region and the first body region forms a planar shape inclined with respect to the side wall of the trench.

10. A semiconductor device with vertical gate comprising:

a semiconductor substrate;

a drain region of a first conductivity type disposed on the semiconductor substrate;

a first body region of a second conductivity type disposed on the drain region, the second conductivity type being different from the first conductivity type;

a trench penetrating the first body region and reaching the drain region;

a gate insulating film disposed on a side wall of the trench;

a gate electrode disposed on the gate insulating film, a top surface of the gate electrode being located at a position lower than a top end of the trench;

a source region of the first conductivity type disposed on the surface of the first body region and adjacent to the trench;

a second body region of the second conductivity type disposed on a side of the source region opposite to the trench, an impurity concentration of the second body region being higher than an impurity concentration of the first body region;

an insulating film disposed on the gate electrode;

a conductive film electrically connecting the source region and the second body region to each other, wherein

the insulating film comprises a first insulating film and a second insulating film disposed on the first insulating film,

the first insulating film includes a same type of impurity as an impurity of the source region, and

the second insulating film includes a same type of impurity as an impurity of the second body region and does not substantially include the same type of impurity as the impurity of the source region.

11. The semiconductor device with vertical gate of claim 10 , wherein

in the first insulating film, a concentration of the same type of impurity as the impurity of the source region is higher than a concentration of a same type of impurity as the impurity of the second body region, and

in the second insulating film, a concentration of the same type of impurity as the impurity of the second body region is higher than a concentration of a same type of impurity as the impurity of the source region.

12. The semiconductor device with vertical gate of claim 11 , wherein

the source region includes a first source region of the first conductivity type having a first impurity, and a second source region of the first conductivity type disposed on the first source region and having a second impurity different from the first impurity, and

the first insulating film includes the first impurity and the second impurity.

13. The semiconductor device with vertical gate of claim 12 , wherein

a width of the source region decreases with an increase in distance from an upper surface of the source region.

14. The semiconductor device with vertical gate of claim 13 , wherein

an interface between the source region and the first body region forms a planar shape inclined with respect to the side wall of the trench.

15. The semiconductor device with vertical gate of claim 10 , wherein

the source region includes a first source region of the first conductivity type having a first impurity, and a second source region of the first conductivity type disposed on the first source region and having a second impurity different from the first impurity, and

the first insulating film includes the first impurity and the second impurity.

16. The semiconductor device with vertical gate of claim 15 , wherein

a width of the source region decreases with an increase in distance from an upper surface of the source region.

17. The semiconductor device with vertical gate of claim 16 , wherein

an interface between the source region and the first body region forms a planar shape inclined with respect to the side wall of the trench.

18. The semiconductor device with vertical gate of claim 10 , wherein

a width of the source region decreases with an increase in distance from an upper surface of the source region.

19. The semiconductor device with vertical gate of claim 18 , wherein

an interface between the source region and the first body region forms a planar shape inclined with respect to the side wall of the trench.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0870 →