IP Library Granted Patent US 9,838,962
Granted Patent B2
US 9,838,962 · App. 15/080,421 · Granted Dec 5, 2017

Power dissipation reduction in wireless transceivers

Inventor: Yannis Tsividis (New York, NY)
Assignee: Theta IP, LLC
H04W52/0209H04B1/109Y02B60/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,838,962
App. No.
15/080,421
Granted
Dec 5, 2017
Kind
B2
Abstract

Processes, methods and circuits for improving battery life by reducing the battery power-drain of battery-powered devices with wireless receivers is disclosed. Embodiments provide for variably changing the bias current, impedance, and gain through a plurality of values, either separately or in combination, during receiver circuit operation to optimize power dissipation. The dynamic changes to gain, bias and impedance characteristics of the receiver circuit may occur in any of an amplifier, a filter, and a mixer, and are responsive to the components of an input signal comprising a desired signal and interferer signal. Dynamic changes may also be made to a dynamic range and noise floor of the receiver circuit.

Claims (13)

1. A method for power dissipation reduction in a receiver of a wireless transceiver of a battery powered portable wireless device, and a corresponding improvement in a drain on battery life of the battery powered portable wireless device, the method comprising:

receiving a wireless signal having a desired signal and an interferer signal, by the wireless transceiver of the battery powered portable wireless device, the wireless transceiver having a receiver signal path comprising a plurality of circuits, wherein the plurality of circuits includes an amplifier, a filter, and a mixer, and wherein the wireless transceiver comprises a circuit for determining a signal strength of the interferer signal and a signal strength of the desired signal at a first node in the receiver signal path; and

varying an impedance and a bias current of one or more of the plurality of circuits in the receiver signal path of the wireless transceiver as the signal strength of the interferer signal and the signal strength of the desired signal vary;

wherein the bias current and the impedance of the circuit in the receiver signal path of the wireless transceiver are varied according to the following:

(i) when the signal strength of the interferer signal is high and the signal strength of the desired signal is low, the bias current of the circuit in the receiver signal path of the wireless transceiver is increased and the impedance of the circuit in the receiver signal path of the wireless transceiver is reduced, resulting in a first current drain;

(ii) when the signal strength of the interferer signal is high and the signal strength of the desired signal is high, the bias current of the circuit in the receiver signal path of the wireless transceiver is increased while the impedance of the circuit in the receiver signal path of the wireless transceiver is increased, resulting in a reduction in current drain when compared to the first current drain;

(iii) when the signal strength of the interferer signal is low and the signal strength of the desired signal is low, the bias current of the circuit in the receiver signal path of the wireless transceiver is reduced and the impedance of the circuit in the receiver signal path of the wireless transceiver is reduced resulting in reduced current drain when compared to the first current drain; and

(iv) when the signal strength of the interferer signal is low and the signal strength of the desired signal is high, the bias current of the circuit in the receiver signal path of the wireless transceiver is increased and the impedance of the circuit in the receiver signal path of the wireless transceiver is increased, resulting in a reduction in current drain compared to the first current drain.

2. The method of claim 1 , wherein the circuit in the receiver signal path of the wireless transceiver whose impedance is varied is the amplifier.

3. The method of claim 1 , wherein the circuit in the receiver signal path of the wireless transceiver whose impedance is varied is the mixer.

4. The method of claim 1 , wherein the circuit in the receiver signal path of the receiver transceiver whose impedance is varied is the filter.

5. The method of claim 1 , wherein varying the impedance of the circuit in the receiver signal path of the wireless transceiver is affected by switching in and out an impedance in series with a load of the circuit in the receiver signal path of the wireless transceiver.

6. The method of claim 1 , wherein varying the bias current of the circuit in the receiver signal path of the wireless transceiver is affected by varying an impedance in a bias current path of the circuit in the receiver signal path of the wireless transceiver.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: THETA MICROELECTRONICS, INC.
To: THETA IP, LLC
Reel/Frame 038133/0768 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2016
From: TSIVIDIS, YANNIS
To: THETA MICROELECTRONICS, INC.
Reel/Frame 038099/0743 →
Continuity (5)
Continuation 11318646 · Dec 27, 2005
Continuation 10784613 · Feb 23, 2004
Provisional Application 60451230 · Mar 1, 2003
Provisional Application 60451230 · Mar 1, 2003
Related Publication 20160212700A1 · Jul 21, 2016