IP Library Granted Patent US 9,530,836
Granted Patent B2
US 9,530,836 · App. 15/087,230 · Granted Dec 27, 2016

Semiconductor apparatus

Inventor: Masaru Senoo (Okazaki, JP)
Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHA
H01L29/0623H01L29/0696H01L29/404
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,530,836
App. No.
15/087,230
Granted
Dec 27, 2016
Kind
B2
Abstract

A semiconductor apparatus includes a semiconductor substrate including a device region and a peripheral region. The peripheral region includes guard rings. A first peripheral insulating film, first peripheral conducting films, a second peripheral insulating film and second peripheral conducting films are laminated in the peripheral region. Each of the first peripheral conducting films extends annularly. Each of the second peripheral conducting films overlaps a part of the corresponding first peripheral conducting film. Each of the second peripheral conducting films is connected to the corresponding first peripheral conducting film via a first contact hole. Each of the second peripheral conducting films is connected to the corresponding guard ring via a second contact hole. A center of at least one of the second contact holes is located on inner side with respect to a center line of the guard ring in a width direction.

Claims (30)

1. A semiconductor apparatus, comprising:

a semiconductor substrate;

a front electrode being in contact with a front surface of the semiconductor substrate;

a rear electrode being in contact with a rear surface of the semiconductor substrate;

a first peripheral insulating film;

a plurality of first peripheral conducting films;

a second peripheral insulating film; and

a plurality of second peripheral conducting films,

wherein

the semiconductor substrate comprises a device region and a peripheral region,

in a plan view along a thickness direction of the semiconductor substrate, the device region overlaps a contact face between the front electrode and the semiconductor substrate, and the peripheral region is located around the device region,

the device region comprises a semiconductor device being configured to pass electric current between the front electrode and the rear electrode,

the peripheral region comprises:

a plurality of guard rings being of a p-type, exposed in the front surface, and having an annular shape surrounding the device region; and

a drift region being of an n-type and separating the guard rings from each other,

the first peripheral insulating film is located on the front surface in the peripheral region,

each of the first peripheral conducting films is located on the first peripheral insulating film, and having an annular shape overlapping the corresponding guard ring in the plan view along the thickness direction,

the second peripheral insulating film is located on each of the first peripheral conducting films,

each of the second peripheral conducting films is located on the second peripheral insulating film, located so as to overlap a part of the corresponding first peripheral conducting film in the plan view along the thickness direction, and has a thickness greater than a thickness of each of the first peripheral conducting films,

each of the second peripheral conducting films is connected to the corresponding first peripheral conducting film via a first contact hole,

each of the second peripheral conducting films is connected to the corresponding guard ring via a second contact hole, and

a center of at least one of the second contact holes is located on an inner side with respect to a center line of the guard ring connected to the at least one second contact hole, the center line defining a center of the guard ring in a width direction.

2. The semiconductor apparatus of claim 1 , wherein

each of the guard rings comprises a linear portion extending straight in the plan view along the thickness direction and a corner portion extending in a curve in the plan view along the thickness direction, and

the second contact holes are located in positions overlapping the linear portions in the plan view along the thickness direction and are not located in positions overlapping the corner portions in the plan view along the thickness direction.

3. The semiconductor apparatus of claim 1 , wherein

the semiconductor substrate comprises a main region being of the p-type, being in contact with the front electrode, and separated from each of the guard rings by the drift region, and

a clearance between the main region and the guard ring located on an innermost side is smaller than each clearance between adjacent guard rings.

4. The semiconductor apparatus of claim 1 , wherein, among clearances between adjacent guard rings, each clearance increases as it is positioned on an outer side.

5. The semiconductor apparatus of claim 1 , wherein among widths of the guard rings, each width increases as it is positioned on an outer side.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 052285/0419 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2016
From: SENOO, MASARU
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 038163/0046 →
Priority Claims (1)
JP 2015-107641 · May 27, 2015 · national
Continuity (1)
Related Publication 20160351657A1 · Dec 1, 2016