IP Library Granted Patent US 9,805,653
Granted Patent B2
US 9,805,653 · App. 15/090,769 · Granted Oct 31, 2017

Method and system for driving a light emitting device display

Inventors: Arokia Nathan (Cambridge, GB); Gholamreza Chaji (Waterloo, CA)
Assignee: Ignis Innovation Inc.
G09G3/3233G09G3/3258G09G2300/043G09G2300/0819G09G2300/0842G09G2300/0852G09G2310/0216G09G2310/0218G09G2310/0221G09G2310/0283G09G2320/0233G09G2320/043G09G2320/045G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,805,653
App. No.
15/090,769
Granted
Oct 31, 2017
Kind
B2
Abstract

A method and system for driving a light emitting device display is provided. The system provides a timing schedule which increases accuracy in the display. The system may provide the timing schedule by which an operation cycle is implemented consecutively in a group of rows. The system may provide the timing schedule by which an aging factor is used for a plurality of frames.

Claims (21)

1. A method of driving a display system using a segmented addressing scheme, the display system comprising a pixel array including a plurality of pixel circuits divided into a plurality of segments according to the segmented addressing scheme, each of the plurality of segments including pixel circuits in more than one row of the pixel array, each pixel circuit having a light emitting device, a drive transistor for driving the light emitting device to emit light, a capacitor, a first switch transistor connected to a data line for programming the pixel circuit to cause a programming voltage to be stored in the capacitor, and a second switch transistor for generating a threshold voltage of the drive transistor during a generating threshold voltage operation, the method comprising:

simultaneously controlling the second switch transistors in a plurality of pixel circuits in more than one row of the pixel array with shared control signals, each of the plurality of pixel circuits being in a first segment of the plurality of segments, to simultaneously generate the threshold voltages of the drive transistors in the first segment during the generating threshold voltage operation in the plurality of pixel circuits in the first segment without affecting the data line immediately following pre-charging the capacitor to a negative voltage during a compensation voltage generation phase that precedes the generation of the threshold voltage, and

controlling a first switch transistor in a second pixel circuit in a second segment of the plurality of segments to program the second pixel circuit via the data line, independently from controlling the second switch transistors of the plurality of pixel circuits in the first segment.

2. A method as claimed in claim 1 , wherein each segment includes a plurality of rows, the controlling the second switch transistors being executed consecutively for each segment in the plurality of segments.

3. A method as claimed in claim 1 , further comprising:

subsequently implementing controlling the second switch transistor and controlling the first switch transistor of the first segment, after controlling the second switch transistor and controlling the first switch transistor are carried out in the second segment.

4. A method as claimed in claim 1 , wherein the controlling the second switch transistor is carried out in the first segment while the controlling the second switch transistor is carried out in the second segment.

5. A pixel driver for a light emitting device, comprising:

a drive transistor for driving a light emitting device, the drive transistor having a gate terminal, a first terminal, and a second terminal connected to a controllable voltage line;

a first capacitor and a second capacitor, the first and second capacitors being connected to the gate terminal of the drive transistor and the controllable voltage line in series;

a first switch transistor having a gate terminal, a first terminal, and a second terminal, the gate terminal of the first switch transistor being connected to a first select line, the first terminal of the first switch transistor being connected to the first terminal of the drive transistor and the light emitting device, the second terminal of the first switch transistor being connected to the gate terminal of the drive transistor;

a second switch transistor having a gate terminal, a first terminal, and a second terminal, the gate terminal of the second switch transistor being connected to a second select line, the first terminal of the second switch transistor being connected to a data line, the second terminal of the second switch transistor being connected to the first and second capacitors.

6. A pixel driver as claimed in claim 5 , comprising:

a third switch transistor having a gate terminal, a first terminal, and a second terminal, the gate terminal of the third switch transistor being connected to the first select line, the first terminal of the third switch transistor being connected to the first and second capacitors, the second terminal of the third switch transistor being connected to the controllable voltage line.

7. A pixel driver for a light emitting device, comprising:

a drive transistor for driving a light emitting device, the drive transistor having a gate terminal, a first terminal and a second terminal, the first terminal of the drive transistor coupled to the light emitting device:

a first capacitor and a second capacitor, the first and second capacitors being connected to the gate terminal of the drive transistor in series;

a first switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the first switch transistor being connected to a controlling signal line, the first terminal of the first transistor being connected to the first capacitor, the second terminal of the first switch transistor being connected to the first terminal of the drive transistor;

a second switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the second switch transistor being connected to a first select line, the first terminal of the second switch transistor being connected to a data line, the second terminal of the second switch transistor being connected to the first and second capacitors; and

a third switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the third switch transistor being connected to a second select line, the first terminal of the third switch transistor being connected to the first terminal of the drive transistor.

8. A pixel driver as claimed in claim 7 , wherein the second capacitor, the second terminal of the third switch transistor, and the second select line are connected to a controllable voltage line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: IGNIS INNOVATION INC.
To: IGNIS INNOVATION INC.
Reel/Frame 063706/0406 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2016
From: NATHAN, AROKIA; CHAJI, GHOLAMREZA
To: IGNIS INNOVATION INC.
Reel/Frame 038191/0110 →
Priority Claims (3)
CA 2508972 · Jun 8, 2005 · national
CA 2537173 · Feb 20, 2006 · national
CA 2542678 · Apr 10, 2006 · national
Continuity (4)
Continuation 14481370 · Sep 9, 2014
Continuation 12893148 · Sep 29, 2010
Continuation 11449487 · Jun 8, 2006
Related Publication 20160217737A1 · Jul 28, 2016