IP Library Granted Patent US 9,929,261
Granted Patent B2
US 9,929,261 · App. 15/092,858 · Granted Mar 27, 2018

Electronic device including a HEMT with a segmented gate electrode

Inventors: Peter Moens (Zottegem, BE); Jaume Roig-Guitart (Oudenaarde, BE); Marnix Tack (Merelbeke, BE); Johan Camiel Julia Janssens (Asse, BE)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L29/7786H01L23/482H01L27/0883H01L29/402H01L29/41758H01L29/4238H01L29/66462H01L29/2003H01L29/518
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,929,261
App. No.
15/092,858
Granted
Mar 27, 2018
Kind
B2
Abstract

An electronic device can include a low-side HEMT including a segmented gate electrode; and a high-side HEMT coupled to the low-side HEMT, wherein the low-side and high voltage HEMTs are integrated within a same semiconductor die. In another aspect, an electronic device can include a source electrode; a low-side HEMT; a high-side HEMT coupled to the low-side HEMT; and a resistive element. In an embodiment, the resistive element can be coupled to the source electrode and a gate electrode of the high voltage HEMT, and in another embodiment, the resistive element can be coupled to the source electrode and a drain of the low-side HEMT. A process of forming an electronic device can include forming a channel layer over a substrate; and forming a gate electrode over the channel layer. The gate electrode can be a segmented gate electrode of a HEMT.

Claims (23)

1. An electronic device comprising:

a low-side HEMT including a channel layer and a segmented gate electrode including gate members spaced apart from one another by spacings that do not include any part of the segmented gate electrode; and

a high-side HEMT coupled to the low-side HEMT; and

a resistive element that includes portions of the channel layer underlying the spacings between the gate members of the segmented gate electrode,

wherein the low-side and high-side HEMTs are integrated within a same die.

2. The electronic device of claim 1 , wherein the low-side and high-side HEMTs are part of a cascode circuit.

3. The electronic device of claim 2 , wherein the segmented gate electrode of the low-side HEMT is a switch gate of the cascode circuit, and a gate electrode of the high-side HEMT is a control gate of the cascode circuit.

4. The electronic device of claim 1 , wherein the low-side HEMT or the high-side HEMT is a depletion-mode HEMT.

5. The electronic device of claim 1 , wherein the low-side and the high-side HEMTs are depletion-mode HEMTs.

6. The electronic device of claim 1 , wherein each of the spacings are at least 11 nm.

7. The electronic device of claim 1 , further comprising a source electrode and a drain electrode, wherein the source electrode is coupled to the low-side HEMT, and the drain is coupled to the high-side HEMT.

8. The electronic device of claim 1 , further comprising a patterned interlevel dielectric layer and an interconnect that connects the gate members of the segmented gate electrode to one another.

9. An electronic device comprising:

a low-side HEMT including a source electrode, a channel layer, and a segmented gate electrode including gate members spaced apart from one other by spacings;

a high-side HEMT coupled to the low-side HEMT and including a gate electrode; and

a resistive element having a first terminal coupled to the source electrode of the low-side HEMT, wherein the resistive element includes portions of the channel layer underlying the spacings.

10. The electronic device of claim 9 , wherein the low-side HEMT comprises a drain electrode, and wherein the resistive element further comprises a second terminal coupled to the drain electrode of the low-side HEMT.

11. The electronic device of claim 9 , wherein the high-side HEMT further comprises a drain electrode coupled to the source electrode of the low-side HEMT.

12. The electronic device of claim 9 , wherein the gate members include discontinuous portions of a conductive layer.

13. The electronic device of claim 9 , wherein the spacings do not include portions of the segmented gate electrode.

14. The electronic device of claim 13 , wherein the segmented gate electrode does not overlie the channel layer within the spacings between the gate members.

15. The electronic device of claim 9 , wherein the low-side and high-side HEMTs and the resistive element are parts of a same die.

16. The electronic device of claim 9 , wherein each of the spacings is at least 11 nm.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2016
From: MOENS, PETER; ROIG-GUITART, JAUME; TACK, MARNIX; JANSSENS, JOHAN CAMIEL JULIA
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038217/0795 →
Continuity (1)
Related Publication 20170294530A1 · Oct 12, 2017