IP Library Granted Patent US 9,761,648
Granted Patent B2
US 9,761,648 · App. 15/113,074 · Granted Sep 12, 2017

Image display apparatus

Inventors: Shinya Ono (Osaka, JP); Hitoshi Tsuge (Tokyo, JP); Kouhei Ebisuno (Tokyo, JP)
Assignee: JOLED INC.
H01L27/3262H01L27/3248H01L27/3272H01L51/5221H01L2251/568
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,761,648
App. No.
15/113,074
Granted
Sep 12, 2017
Kind
B2
Abstract

An image display apparatus includes: a first pixel circuit including a driving transistor that drives a light emitting element and includes a gate electrode on a substrate, a semiconductor layer and a pair of source-drain electrodes; a second pixel circuit disposed adjacent to the first pixel circuit; a second pixel electrode that is formed above the second pixel circuit and is electrically connected to one of the pair of source-drain electrodes of the driving transistor of the first pixel circuit; and a top metal electrode that is electrically connected to one of the pair of source-drain electrodes and is formed to cover at least an entire channel region of the semiconductor layer from above.

Claims (27)

1. An image display apparatus comprising:

a first pixel circuit including

a driving transistor that drives a light emitting element disposed in a pixel, the driving transistor including a gate electrode,

a semiconductor layer,

an insulation layer interposed between the gate electrode and the semiconductor layer, and

a pair of source-drain electrodes disposed on the semiconductor layer;

a second pixel circuit disposed adjacent to the first pixel circuit;

a pixel electrode disposed above the second pixel circuit and is electrically connected to one of the pair of source-drain electrodes of the driving transistor of the first pixel circuit; and

a top metal electrode that is

electrically connected to one of the pair of source-drain electrodes,

disposed below the pixel electrode, and

disposed to cover at least an entire channel region of the semiconductor layer.

2. The image display apparatus according to claim 1 ,

wherein one of the pair of source-drain electrodes is connected to the pixel electrode via the top metal electrode, and

the one of the pair of source-drain electrodes, which is connected to the pixel electrode, has an irradiation region configured to receive laser light irradiation at a position between the pixel electrode and another pixel electrode disposed adjacent to the pixel electrode as viewed from above.

3. The image display apparatus according to claim 1 ,

wherein the top metal electrode is connected to a source electrode among the pair of source-drain electrodes.

4. The image display apparatus according to claim 1 ,

wherein the top metal electrode is disposed to cover the entire area of the semiconductor layer from above.

5. The image display apparatus according to claim 1 ,

wherein the top metal electrode is opaque.

6. The image display apparatus according to claim 1 ,

wherein a void is provided between the pixel electrode and another pixel electrode adjacently disposed to the pixel electrode.

7. The image display apparatus according to claim 1 ,

wherein the pixel electrode is connected to one of the pair of source-drain electrodes through the top metal electrode.

8. The image display apparatus according to claim 1 ,

further comprising an insulating layer interposed between the top metal electrode and the one of the pair of source-drain electrodes except for a TM-SD (top metal source-drain) contact portion, which allows a portion of the top metal electrode to connect directly with the one of the pair of source-drain electrodes.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2016
From: ONO, SHINYA
To: PANASONIC CORPORATION
Reel/Frame 039210/0633 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2016
From: TSUGE, HITOSHI; EBISUNO, KOUHEI
To: JOLED INC.
Reel/Frame 039211/0818 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2016
From: PANASONIC CORPORATION
To: JOLED INC.
Reel/Frame 039211/0811 →
Priority Claims (1)
JP 2014-014746 · Jan 29, 2014 · national
Continuity (1)
Related Publication 20170012093A1 · Jan 12, 2017