IP Library Granted Patent US 9,800,254
Granted Patent B2
US 9,800,254 · App. 15/130,602 · Granted Oct 24, 2017

Digital-to-analog converter (DAC) with partial constant switching

Inventors: Gaurav Chandra (Carlsbad, CA); Tao Zeng (Carlsbad, CA); Shantha Murthy Prem Swaroop (Carlsbad, CA); Jianyu Zhu (Carlsbad, CA)
Assignee: MAXLINEAR, INC.
H03M1/0624H03M1/66
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,800,254
App. No.
15/130,602
Granted
Oct 24, 2017
Kind
B2
Abstract

Systems and methods are provided for digital-to-analog converter (DAC) with partial constant switching. A digital-to-analog converter (DAC) comprising a plurality of conversion elements may be configured to apply constant switching in only some of the conversion elements. Only conversion elements applying constant switching may incorporate circuitry for providing such the constant switching. Alternatively, each conversion element may incorporate constant switching circuitry and functionality, and the constant switching may then be turned on or off for each conversion element adaptively, such as based on input conditions.

Claims (39)

1. A method for managing digital-to-analog conversions in a digital-to-analog converter (DAC), comprising:

determining switching characteristics for a plurality of conversion elements in the DAC, wherein each conversion element handles a particular bit in a digital input to the DAC; and

configuring constant switching in said DAC based on determined switching characteristics, wherein said configuring comprises applying constant switching in only a subset of the plurality of conversion elements.

2. The method of claim 1 , wherein said determining of switching characteristics comprises determining for each conversion element whether that conversion element switches or not for particular input conditions.

3. The method of claim 2 , wherein said subset of the plurality of conversion elements comprises one or more conversion elements that are determined to switch for said particular input conditions.

4. The method of claim 1 , comprising determining each conversion element in said subset of the plurality of conversion elements during design of said DAC.

5. The method of claim 1 , comprising incorporating constant switching function only in each conversion element in said subset of the plurality of conversion elements.

6. The method of claim 1 , wherein:

each conversion element of the plurality of conversion elements incorporates a constant switching function; and

said configuring of constant switching in said DAC comprises dynamically enabling or disabling the constant switching function in each conversion element during operation of the DAC.

7. The method of claim 6 , comprising:

determining switching characteristics for each conversion element in the plurality of conversion elements for particular input conditions; and

determining whether to enable or disable the constant switching function in each conversion element based on switching characteristics for that conversion element that are determined based on said particular input conditions.

8. The method of claim 7 , wherein said particular input conditions comprise signal backoff.

9. A system comprising:

a digital-to-analog converter (DAC) that is operable to apply digital-to-analog conversions, the DAC comprising a plurality of conversion elements with each conversion element configured to handle a particular bit in a digital input to the DAC, wherein:

the DAC is operable to support partial constant switching;

the partial constant switching comprises applying constant switching in only a subset of the plurality of conversion elements; and

the partial constant switching is configured based on switching characteristics for the plurality of conversion elements.

10. The system of claim 9 , wherein switching characteristics comprise a determination for each conversion element whether that conversion element switches or not for particular input conditions.

11. The system of claim 10 , wherein said subset of the plurality of conversion elements comprises one or more conversion elements that are determined to switch for said particular input conditions.

12. The system of claim 9 , wherein each conversion element in said subset of the plurality of conversion elements is determined during design of said DAC.

13. The system of claim 9 , wherein only each conversion element in said subset of the plurality of conversion elements comprises one or more circuits for applying a constant switching function.

14. The system of claim 9 , wherein:

each conversion element of the plurality of conversion elements comprises one or more circuits for applying a constant switching function; and

said DAC comprises one or more control circuits for dynamically enabling or disabling the constant switching function in each conversion element during operation of the DAC.

15. The system of claim 14 , wherein said one or more control circuits are operable to:

determine switching characteristics for each conversion element in the plurality of conversion elements for particular input conditions; and

determine whether to enable or disable the constant switching function in each conversion element based on switching characteristics for that conversion element that are determined based on said particular input conditions.

16. The system of claim 15 , wherein said particular input conditions comprise signal backoff.

17. The system of claim 9 , wherein the DAC comprises segmentation-based implementation, comprising a plurality of segments, with each segment comprising one or more conversion elements of the plurality of conversion elements.

18. The system of claim 17 , wherein the plurality of segments comprises:

a most significant bits (MSBs) segment; and

one or more least significant bits (LSBs) segments.

19. The system of claim 18 , wherein the one or more LSBs segments comprise:

a lower least significant bits (LLSBs) segment;

a middle least significant bits (MLSBs) segment; and

an upper least significant bits (ULSBs) segment.

20. The system of claim 18 , wherein only one or more conversion elements in the MSBs segment and all conversion elements in the one or more LSBs segments are operable to apply constant switching.

Assignments (5)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2016
From: CHANDRA, GAURAV; ZENG, TAO; SWAROOP, SHANTHA MURTHY PREM; ZHU, JIANYU
To: MAXLINEAR, INC.
Reel/Frame 038330/0683 →
Continuity (2)
Provisional Application 62148479 · Apr 16, 2015
Related Publication 20160308546A1 · Oct 20, 2016