IP Library Granted Patent US 9,831,159
Granted Patent B2
US 9,831,159 · App. 15/132,943 · Granted Nov 28, 2017

Semiconductor package with embedded output inductor

Inventors: Eung San Cho (Torrance, CA); Darryl Galipeau (Warwick, RI); Danny Clavette (Greene, RI)
Assignee: Infineon Technologies Americas Corp.
H01L23/49541H01L21/4853H01L23/495H01L23/49524H01L23/49537H01L23/49562H01L23/49575H01L23/5227H01L23/645H01L24/40H01L27/0617H01L29/16H02M7/003H01L2224/40245H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,831,159
App. No.
15/132,943
Granted
Nov 28, 2017
Kind
B2
Abstract

In one implementation, a semiconductor package includes a control transistor and a sync transistor of a power converter switching stage attached over a first patterned conductive carrier, as well as a magnetic material situated over leads of the first patterned conductive carrier. The semiconductor package also includes a second patterned conductive carrier attached over the first patterned conductive carrier, the control and sync transistors, and the magnetic material. Leads of the second patterned conductive carrier overlie the magnetic material and are coupled to the leads of the first patterned conductive carrier so as to form windings of an output inductor for the power converter switching stage, the output inductor being integrated into the semiconductor package.

Claims (26)

1. A semiconductor package comprising:

a driver IC (Integrated Circuit), a control transistor, and a sync transistor of a power converter, wherein said driver IC and said control and sync transistors are attached over a first patterned conductive carrier and said driver IC is configured to drive said control and sync transistors to develop a voltage at a switch node of said power converter;

a magnetic material situated over a plurality of leads of said first patterned conductive carrier;

a second patterned conductive carrier that is not attached over said driver IC and is attached over said plurality of leads of said first patterned conductive carrier, said control and sync transistors, and said magnetic material;

wherein a plurality of leads of said second patterned conductive carrier overlie said magnetic material and said control and sync transistors and are coupled to said plurality of leads of said first patterned conductive carrier so as to form said switch node of said power converter and windings of an output inductor for said power converter, said output inductor being integrated into said semiconductor package.

2. The semiconductor package of claim 1 , wherein said magnetic material comprises a magnetic core.

3. The semiconductor package of claim 1 , wherein said magnetic material comprises a molding compound impregnated with magnetic particles.

4. The semiconductor package of claim 1 , wherein a drain of said control transistor is attached to a control drain segment of said first patterned conductive carrier.

5. The semiconductor package of claim 1 , wherein a source of said sync transistor is attached to a sync source segment of said first patterned conductive carrier.

6. The semiconductor package of claim 1 , wherein said second patterned conductive carrier couples a source of said control transistor to a drain of said sync transistor to provide said switch node of said power converter.

7. The semiconductor package of claim 1 , wherein said control and sync transistors comprise silicon transistors.

8. The semiconductor package of claim 1 , wherein said control and sync transistors comprise group III-V transistors.

9. The semiconductor package of claim 1 , wherein said first patterned conductive carrier comprises a portion of a lead frame.

10. The semiconductor package of claim 1 , wherein said second patterned conductive carrier comprises a portion of a lead frame.

11. A method for fabricating a semiconductor package, said method comprising:

attaching a driver IC (Integrated Circuit), a control transistor and a sync transistor of a power converter over a first patterned conductive carrier, wherein said driver IC is configured to drive said control and sync transistors to develop a voltage at a switch node of said power converter;

situating a magnetic material over a plurality of leads of said first patterned conductive carrier;

attaching a second patterned conductive carrier over said plurality of leads of first patterned conductive carrier, said control and sync transistors, and said magnetic material and not over said driver IC;

wherein a plurality of leads of said second patterned conductive carrier overlie said magnetic material and said control and sync transistors and are coupled to said plurality of leads of said first patterned conductive carrier so as to form said switch node of said power converter and windings of an output inductor for said power converter, said output inductor being integrated into said semiconductor package.

12. The method of claim 11 , wherein said magnetic material comprises a magnetic core.

13. The method of claim 11 , wherein said magnetic material comprises a molding compound impregnated with magnetic particles.

14. The method of claim 11 , wherein a drain of said control transistor is attached to a control drain segment of said first patterned conductive carrier.

15. The method of claim 11 , wherein a source of said sync transistor is attached to a sync source segment of said first patterned conductive carrier.

16. The method of claim 11 , wherein said second patterned conductive carrier couples a source of said control transistor to a drain of said sync transistor to provide said switch node of said power converter.

17. The method of claim 11 , wherein said control and sync transistors comprise silicon transistors.

18. The method of claim 11 , wherein said control and sync transistors comprise group III-V transistors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2016
From: CHO, EUNG SAN; GALIPEAU, DARRYL; CLAVETTE, DANNY
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 038323/0091 →
Continuity (2)
Provisional Application 62172947 · Jun 9, 2015
Related Publication 20160365304A1 · Dec 15, 2016