IP Library Granted Patent US 9,640,494
Granted Patent B1
US 9,640,494 · App. 15/135,190 · Granted May 2, 2017

Grounded die seal integrated circuit structure for RF circuits

Inventor: Vikas Sharma (Reading, GB)
Assignee: Peregrine Semiconductor Corporation
H01L23/66H01L21/76895H01L21/84H01L23/5286H01L23/585H01L23/62H01L27/1203H01L2223/6605
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,640,494
App. No.
15/135,190
Granted
May 2, 2017
Kind
B1
Abstract

An integrated circuit (IC) structure for radio frequency circuits having a grounded die seal that mitigates the effects of parasitic coupling through the die seal. Embodiments include conductive grounding ties that each electrically couple one or more of the internal grounding pads on an IC die within the magnetic loop formed by the die seal ring to an adjacent extent of an IC die seal. Induced parasitic energy within the die seal ring is quickly coupled to ground through the corresponding grounding ties and grounding pads. Accordingly, very little, if any, induced parasitic energy is propagated around the die seal ring.

Claims (41)

1. A grounded die seal integrated circuit structure for radio frequency (RF) circuits, including:

(a) an integrated circuit die having:

(1) a die seal defining a ring,

(2) a plurality of electrically conductive connection pads disposed within the die seal ring, and

(3) at least one RF ground pad, each disposed adjacent a corresponding extent of the die seal ring and within the die seal ring, and configured to be electrically coupled to a circuit ground; and

(b) at least one grounding tie, each electrically connected to a corresponding extent of the die seal ring and to at least one RF ground pad adjacent to such corresponding extent of the die seal ring.

2. The invention of claim 1 , wherein the integrated circuit die further includes at least one electrical circuit coupled to at least one electrically conductive connection region.

3. The invention of claim 1 , wherein the integrated circuit die further includes at least one electrical circuit coupled between at least two electrically conductive connection pads.

4. The invention of claim 1 , wherein at least one RF ground pad is positioned between an adjacent pair of the plurality of electrically conductive connection pads.

5. The invention of claim 1 , wherein at least one grounding tie is a fusible link.

6. The invention of claim 1 , wherein the integrated circuit die is a silicon-on-insulator (SOI) substrate.

7. The invention of claim 1 , wherein the grounding ties are configured to provide at least about 10 dB of isolation improvement between the plurality of electrically conductive connection pads at RF frequencies equal to or greater than about 10 GHz.

8. The invention of claim 1 , wherein the grounding ties are spaced around the die seal approximately every distance d, where d equals an RF wavelength λ divided by 10.

9. A grounded die seal integrated circuit structure for radio frequency (RF) circuits, including:

(a) a silicon-on-insulator integrated circuit die having:

(1) a die seal defining a ring,

(2) a plurality of electrically conductive connection pads disposed within the die seal ring,

(3) at least one RF ground pad, each disposed adjacent a corresponding extent of the die seal ring and within the die seal ring, and positioned between an adjacent pair of the plurality of electrically conductive connection region, and configured to be electrically coupled to a circuit ground, and

(4) at least one electrical circuit coupled between at least two electrically conductive connection pads; and

(b) at least one grounding tie, each electrically connected to a corresponding extent of the die seal ring and to at least one RF ground pad adjacent to such corresponding extent of the die seal ring, wherein the grounding ties are configured to provide at least about 10 dB of isolation improvement between the plurality of electrically conductive connection pads at RF frequencies equal to or greater than about 10 GHz.

10. A method for improving isolation of connection pads in an integrated circuit structure for radio frequency (RF) circuits, including:

(a) providing an integrated circuit die having:

(1) a die seal defining a ring,

(2) a plurality of electrically conductive connection pads disposed within the die seal ring, and

(3) at least one RF ground pad, each disposed adjacent a corresponding extent of the die seal ring and within the die seal ring, and configured to be electrically coupled to a circuit ground; and

(b) electrically connecting at least one RF ground pad to a corresponding extent of the die seal ring adjacent to such at least one RF ground pad.

11. The method of claim 10 , wherein the integrated circuit die further includes at least one electrical circuit coupled to at least one electrically conductive connection region.

12. The method of claim 10 , wherein the integrated circuit die further includes at least one electrical circuit coupled between at least two electrically conductive connection pads.

13. The method of claim 10 , further including positioning at least one RF ground pad between an adjacent pair of the plurality of electrically conductive connection pads.

14. The method of claim 10 , further including selectively making at least one electrical connection between the at least one RF ground pad to the corresponding extent of the die seal ring by means of a fusible link.

15. The method of claim 10 , wherein the integrated circuit die is a silicon-on-insulator (SOI) substrate.

16. The method of claim 10 , further including configuring the electrical connections between the at least one RF ground pad to the corresponding extent of the die seal ring to provide at least about 10 dB of isolation improvement between the plurality of electrically conductive connection pads at RF frequencies equal to or greater than about 10 GHz.

17. The method of claim 10 , further including spacing the electrically connections around the die seal approximately every distance d, where d equals an RF wavelength λ divided by 10.

18. A method for improving isolation of connection pads in an integrated circuit structure for radio frequency (RF) circuits, including:

(a) providing an integrated circuit die having:

(1) a die seal defining a ring,

(2) a plurality of electrically conductive connection pads disposed within the die seal ring,

(3) at least one RF ground pad, each disposed adjacent a corresponding extent of the die seal ring and within the die seal ring, and positioned between an adjacent pair of the plurality of electrically conductive connection region, and configured to be electrically coupled to a circuit ground, and

(4) at least one electrical circuit coupled between at least two electrically conductive connection pads;

(b) electrically connecting at least one RF ground pad to a corresponding extent of the die seal ring adjacent to such at least one RF ground pad; and

(c) configuring the electrical connections between the at least one RF ground pad to the corresponding extent of the die seal ring to provide at least about 10 dB of isolation improvement between the plurality of electrically conductive connection pads at RF frequencies equal to or greater than about 10 GHz.

Assignments (2)
CHANGE OF NAME Recorded Jan 24, 2018
From: PEREGRINE SEMICONDUCTOR CORPORATION
To: PSEMI CORPORATION
Reel/Frame 045749/0391 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2016
From: SHARMA, VIKAS
To: PEREGRINE SEMICONDUCTOR CORPORATION
Reel/Frame 039125/0309 →