IP Library Granted Patent US 9,729,240
Granted Patent B2
US 9,729,240 · App. 15/170,843 · Granted Aug 8, 2017

Optical communication interface utilizing N-dimensional double square quadrature amplitude modulation

Inventors: Jamal Riani (Fremont, CA); Sudeep Bhoja (San Jose, CA)
Assignee: INPHI CORPORATION
H04B10/27H03K9/02H04B10/2504H04B10/61H04B14/004H04L27/02H04L27/06H04L27/34
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,729,240
App. No.
15/170,843
Granted
Aug 8, 2017
Kind
B2
Abstract

The present invention is directed to data communication system and methods. More specifically, various embodiments of the present invention provide a communication interface that is configured to transfer data at high bandwidth using nDSQ format(s) over optical communication networks. In certain embodiments, the communication interface is used by various devices, such as spine switches and leaf switches, within a spine-leaf network architecture, which allows large amount of data to be shared among servers.

Claims (43)

1. A communication device for processing n-dimensional double square quadrature amplitude modulation (nDSQ) coded signals for pulse amplitude modulation with m levels (PAMm), the communication device coupled with the network, the communication device comprising:

a photodetector for receiving optical signals;

a communication interface for receiving analog signals;

an analog to digital convert (ADC) for converting the analog signals to nDSQ symbols;

a channel for receiving nDSQ symbols, the nDSQ symbols including a first nDSQ symbol;

a first splicer configured to divide the nDSQ symbol into a first segment representing most significant bits (MSBs) and a second segment representing least significant bits (LSBs);

a decoder configured to processes the second segment and to generate an error indication based at least on parity violation;

a multiplexer configured to generate PAM (m/2) data using the first segment and the error indication; and

a de-mapping module configured to map the PAM (m/2) data to MSBs bits;

wherein n is associated with a number of dimensions and is 2 or greater, and m is 2 or greater.

2. The device of claim 1 further comprising a linear TIA for amplifying the optical signals.

3. The device of claim 2 wherein the linear TIA operates in accordance to a long-range multi-mode.

4. The device of claim 1 wherein the device is characterized by a total power consumption of less than 3 W.

5. The device of claim 1 further comprising a PCI-e interface.

6. The device of claim 1 further comprising a DSP core, the DSP core comprising the first splicer and a second splicer.

7. The device of claim 1 wherein the decoder comprises a Wagner decoder.

8. The device of claim 1 further comprising a second splicer for dividing the first segment into a third segment and a fourth segment.

9. The device of claim 1 wherein the LSBs and the MSBs are added to a decoded data stream.

10. The device of claim 1 wherein the decoder is configured to generate LSBs.

11. The device of claim 1 further comprising (n−1) BCH decoders.

12. The device of claim 1 wherein the de-mapping module is configured to perform Gray de-mapping.

13. A communication device for processing n-dimensional double square quadrature amplitude modulation (nDSQ) coded signals for pulse amplitude modulation with m levels (PAMm), m being 8, 12, 16, or 32, the communication device coupled with the network, the communication device comprising:

a photodetector for receiving optical signals;

a linear transimpedance amplifier (TIA) for processing the optical signals;

an analog to digital convert (ADC) for converting the optical signals to nDSQ symbols;

a channel for receiving nDSQ symbols, the nDSQ symbols including a first nDSQ symbol;

a first splicer configured to divide the nDSQ symbol into a first segment representing most significant bits (MSBs) and a second segment representing least significant bits (LSBs);

a decoder configured to processes the second segment and to generate an error indication based at least on parity violation;

a multiplexer configured to generate PAM (m/2) data using the first segment and the error indication; and

a de-mapping module configured to map the PAM (m/2) data to MSBs bits.

14. The device of claim 13 further comprising a PCI-e interface.

15. The device of claim 13 wherein the device is characterized by a form factor of CFP4.

16. The device of claim 13 wherein the device is characterized by a form factor of QSFP.

17. A communication device for processing n-dimensional double square quadrature amplitude modulation (nDSQ) coded signals for pulse amplitude modulation with m levels (PAMm), the communication device coupled with the network, the communication device comprising:

a photodetector for receiving optical signals;

a linear transimpedance amplifier (TIA) for processing the optical signals;

an analog to digital convert (ADC) for converting the optical signals to nDSQ symbols;

a clock data recovery circuit;

a channel for receiving nDSQ symbols, the nDSQ symbols including a first nDSQ symbol;

a first splicer configured to divide the nDSQ symbol into a first segment representing most significant bits (MSBs) and a second segment representing least significant bits (LSBs);

a decoder configured to processes the second segment and to generate an error indication based at least on parity violation;

a multiplexer configured to generate PAM (m/2) data using the first segment and the error indication; and

a PCI-e interface for transferring the PAM (m/2) data.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2017
From: RIANI, JAMAL; BHOJA, SUDEEP
To: INPHI CORPORATION
Reel/Frame 042232/0774 →
Continuity (7)
Continuation 14667236 · Mar 24, 2015
Continuation 14511087 · Oct 9, 2014
Division 13952402 · Jul 26, 2013
Continuation In Part 13791201 · Mar 8, 2013
Provisional Application 61714543 · Oct 16, 2012
Provisional Application 61699724 · Sep 11, 2012
Related Publication 20160277113A1 · Sep 22, 2016