IP Library Granted Patent US 9,602,050
Granted Patent B1
US 9,602,050 · App. 15/188,010 · Granted Mar 21, 2017

System and method for controlling a voltage controlled oscillator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,602,050
App. No.
15/188,010
Granted
Mar 21, 2017
Kind
B1
Abstract

An electrical circuit includes: at least one inductor, at least one varactor, and at least two transistors, all of which electrically arranged to form a voltage controlled oscillator (VCO) having an oscillation frequency; wherein the at least two transistors includes a first transistor and a second transistor; wherein the first transistor has a first bulk terminal and a first parasitic diode disposed between the first bulk terminal and the first transistor; wherein the second transistor has a second bulk terminal and a second parasitic diode disposed between the second bulk terminal and the second transistor; wherein application of a first control voltage to the first bulk terminal, application of a second control voltage to the second bulk terminal, or application of first and second control voltages to the first and second bulk terminals, respectively, is effective to change the oscillation frequency of the VCO.

Claims (50)

1. An electrical circuit, comprising:

at least one inductor, at least one varactor, and at least two transistors, all of which are electrically arranged to form a voltage controlled oscillator (VCO) having an oscillation frequency;

wherein the at least two transistors comprise a first transistor and a second transistor;

wherein the first transistor comprises a first bulk terminal and a first parasitic diode disposed between the first bulk terminal and the first transistor;

wherein the second transistor comprises a second bulk terminal and a second parasitic diode disposed between the second bulk terminal and the second transistor;

wherein application of a first control voltage to the first bulk terminal, application of a second control voltage to the second bulk terminal, or application of first and second control voltages to the first and second bulk terminals, respectively, is effective to change the oscillation frequency of the VCO.

2. The circuit of claim 1 , wherein:

the first parasitic diode is a first parasitic drain-bulk diode; and

the second parasitic diode is a second parasitic drain-bulk diode.

3. The circuit of claim 1 , wherein

the first transistor and the second transistor are each respectively a metal-oxide-semiconductor (MOS) device.

4. The circuit of claim 1 , wherein

the change in the oscillation frequency of the VCO is a result of: a capacitance of the first parasitic diode between the first bulk terminal and the first transistor varying with the application of the first control voltage; a capacitance of the second parasitic diode between the second bulk terminal and the second transistor varying with the application of the second control voltage; or a capacitance of the first parasitic diode and a capacitance of the second parasitic diode varying with the application of the first control voltage and the second control voltage, respectively.

5. The circuit of claim 1 , wherein

a capacitance of each of the first and second parasitic diodes varies, respectively, according to the following equation:

C pn,diode =C jo /SQRT(1+( V BD /( V bi ( T ))));

where:

C pn,diode =pn junction diode capacitance;

C jo =zero bias junction capacitance;

V BD =reverse bias voltage of the diode; and

V bi =built-in potential as a function of temperature T.

6. The circuit of claim 1 , wherein:

the at least one varactor comprises a first varactor having a third bulk terminal and a second varactor having a fourth bulk terminal; and

application of a third control voltage to both of the third and fourth bulk terminals is effective to further change the oscillation frequency of the VCO.

7. A method of operating a voltage controlled oscillator (VCO), the VCO comprising at least one inductor, at least one varactor, and first and second transistors having respective first and second bulk terminals, the method comprising:

applying a first control voltage to the first bulk terminal of the first transistor causing a change in an oscillation frequency of the VCO.

8. The method of claim 7 , further comprising:

applying a second control voltage to the second bulk terminal of the second transistor causing a further change in the oscillation frequency of the VCO.

9. The method of claim 8 , further comprising:

applying a third control voltage to a bulk terminal of the at least one varactor causing a further change in the oscillation frequency of the VCO.

10. The method of claim 7 , wherein

the change in the oscillation frequency of the VCO is a result of a capacitance of a first parasitic diode between the first bulk terminal and the first transistor varying with the application of the first control voltage.

11. The method of claim 10 , wherein:

the capacitance of the first parasitic diode between the first bulk terminal and the first transistor varies according to the following equation:

C pn,diode =C jo /SQRT(1+( V BD /( V bi ( T ))));

where:

C pn,diode =pn junction diode capacitance;

C jo =zero bias junction capacitance;

V BD =reverse bias voltage of the diode; and

V bi =built-in potential as a function of temperature T.

12. The method of claim 8 , wherein

the further change in the oscillation frequency of the VCO is a result of a capacitance of a second parasitic diode between the second bulk terminal and the second transistor varying with the application of the second control voltage.

13. The method of claim 12 , wherein:

the capacitance of the second parasitic diode between the second bulk terminal and the second transistor varies according to the following equation:

C pn,diode =C jo /SQRT(1+( V BD /( V bi ( T ))));

where:

C pn,diode =pn junction diode capacitance;

C jo =zero bias junction capacitance;

V BD =reverse bias voltage of the diode; and

V bi =built-in potential as a function of temperature T.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: AY DEE KAY LLC DBA INDIE SEMICONDUCTOR
Reel/Frame 060744/0472 →
RELEASE OF SECURITY INTEREST Recorded Oct 1, 2021
From: DEUTSCHE BANK AG NEW YORK BRANCH
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 057674/0203 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2017
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 040985/0119 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 21, 2016
From: LEVINGER, RUN; VOVNOBOY, JAKOB
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038971/0703 →