IP Library Granted Patent US 10,412,696
Granted Patent B2
US 10,412,696 · App. 15/194,567 · Granted Sep 10, 2019

Methods and arrangements for frame transmissions

Inventors: Emily H. Qi (Camas, WA); Po-Kai Huang (Santa Clara, CA); Minyoung Park (Portland, OR); Adrian P. Stephens (Cambridge, GB)
Assignee: Intel IP Corporation
H04W56/0015H04L7/04H04W56/00H04W74/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,412,696
App. No.
15/194,567
Granted
Sep 10, 2019
Kind
B2
Abstract

Logic to “loosely” manage synch frame transmissions in a synch network via the devices synched to the network that implement the logic. Logic may distributedly adjust the frequency of attempting synch frame transmissions without estimating the size of the neighborhood. Logic in devices of a synch network to let each device maintain a Transmission Window (TW). Logic to determine the frequency of attempting synch frame transmissions based upon the TW. Logic to increase TW if the device detects a synch frame transmission. Logic to decrease TW if the device successfully transmits a synch frame. Logic to balance power consumption and discovery timing by adjusting the decrease in TW responsive to a synch transmission in relation to the increase in TW responsive to detection of a synch transmitted by another device.

Claims (46)

1. An apparatus comprising:

an integrated circuit to be used in a station (STA), the integrated circuit to cause the station to:

set an initial transmission window (TW) value for a TW size, the TW size to indicate a number of discovery windows;

determine a selection number that is an integer between a minimum TW size and the TW size, the selection number to indicate a discovery window (DW) of the number of discovery windows between the minimum TW size and the TW size, to allow the apparatus to transmit, on average, one discovery frame every TW size DWs;

transmit a discovery frame within the DW; and

adjust the TW size based on a transmission start time of the discovery frame, to limit transmissions to a subset of the DWs based on a number of devices that compete for access, the TW size to indicate, on average, more than one DW every TW size DWs.

2. The apparatus of claim 1 , wherein the integrated circuit to cause the station to:

set the TW size according to a first function.

3. The apparatus of claim 2 , where in the first function is to increase the TW size.

4. The apparatus of claim 1 , wherein the integrated circuit to cause the station to:

set the TW size according to a second function.

5. The apparatus of claim 4 , where in the second function is to decrease the TW size.

6. The apparatus of claim 1 , wherein the integrated circuit to cause the station to:

determine the selection number by generating a random number that is an integer between a minimum TW size and a current TW size.

7. The apparatus of claim 1 comprising an antenna array.

8. The apparatus of claim 1 , wherein the station comprising:

a logic to cause the station to:

initialize a variable transmission window (TW) for a TW size;

determine a selection number;

transmit a discovery frame at a start of n-th discovery window (DW); and

adjust the TW size based on a transmission start time of the discovery frame.

9. The apparatus of claim 8 , wherein the logic comprising:

a Medium Access Control (MAC) sublayer logic.

10. The apparatus of claim 9 , wherein the MAC sublayer logic comprising:

a synch logic to determine the discovery frame.

11. The apparatus of claim 8 , wherein the logic comprising:

a physical sublayer logic.

12. A computer program product comprising one or more tangible computer readable non-transitory storage media comprising computer-executable instructions operable to, when executed by at least one logic, enable the at least one logic to:

set an initial transmission window (TW) value for a TW size, the TW size to indicate a number of discovery windows;

determine a selection number that is an integer between a minimum TW size and the TW size, the selection number to indicate a discovery window (DW) of the number of discovery windows between the minimum TW size and the TW size, to allow the at least one logic to transmit, on average, one discovery frame every TW size DWs;

transmit a discovery frame within the DW; and

adjust the TW size based on a transmission start time of the discovery frame, to limit transmissions to a subset of the DWs based on a number of devices that compete for access, the TW size to indicate, on average, more than one DW every TW size DWs.

13. The computer product program of claim 12 , wherein the instructions enable the logic to:

set the TW size according to a first function.

14. The computer product program of claim 13 , where in the first function is to increase the TW size.

15. The computer product program of claim 12 , wherein the instructions enable the logic to:

set the TW size according to a second function.

16. The computer product program of claim 15 , where in the second function is to decrease the TW size.

17. The computer product program of claim 12 , wherein the instructions enable the logic to:

determine the selection number by generating a random number that is an integer between a minimum TW size and a current TW size.

18. The computer product program of claim 12 , wherein the logic comprising:

a Medium Access Control (MAC) sublayer logic.

19. The computer product program of claim 18 , wherein the MAC sublayer logic comprising:

a synch logic to determine the discovery frame.

20. The computer product program of claim 12 , wherein the logic comprising:

a physical sublayer logic.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2021
From: INTEL IP CORPORATION
To: INTEL CORPORATION
Reel/Frame 056524/0373 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2017
From: QI, EMILY H.; HUANG, PO-KAI; PARK, MINYOUNG; STEPHENS, ADRIAN P.
To: INTEL IP CORPORATION
Reel/Frame 041951/0983 →
Continuity (4)
Continuation 13931921 · Jun 29, 2013
Provisional Application 61753108 · Jan 16, 2013
Related Publication 20160309436A1 · Oct 20, 2016
Related Publication 20180263006A9 · Sep 13, 2018