IP Library Granted Patent US 9,774,363
Granted Patent B1
US 9,774,363 · App. 15/200,910 · Granted Sep 26, 2017

Gain calibration for digitally controlled oscillator in fast locking phase locked loops

Inventor: Stefan Tertinek (Linz, AT)
Assignee: Intel Corporation
H04B1/40H04L27/152
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,774,363
App. No.
15/200,910
Granted
Sep 26, 2017
Kind
B1
Abstract

An apparatus of a mobile device may calibrate RF circuitry for mobile communications. The apparatus may include phase locked loop (PLL) comprising a digital controlled oscillator (DCO) and one or more processors coupled to the PLL. The one or more processors may determine a coarse tuning setting for the DCO based on a target frequency of a wireless channel; and calculate, a DCO gain value for the coarse tuning setting based on a calibration DCO gain value for a calibration coarse tuning setting.

Claims (45)

1. An apparatus of a mobile device to calibrate radio frequency (RF) circuitry for mobile communications comprising:

a phase locked loop (PLL) comprising a digital controlled oscillator (DCO); and

one or more processors coupled to the PLL, the one or more processors to:

determine a coarse tuning setting for the DCO based on a target frequency of a wireless channel; and

calculate a DCO gain value for the coarse tuning setting based on a calibration DCO gain value for a calibration coarse tuning setting.

2. The apparatus of claim 1 , wherein the DCO comprises a coarse tuning capacitor bank and a fine tuning capacitor bank, wherein the coarse tuning capacitor bank is set to a coarse capacitance based on a coarse tuning value provided to the DCO and the fine tuning capacitor bank is set to a fine capacitance during PLL locking using the DCO gain value.

3. The apparatus of claim 1 , wherein the one or more processors are further to generate the calibration DCO gain during a boot calibration of the apparatus.

4. The apparatus of claim 3 , wherein to generate the calibration DCO gain the one or more processors are further to:

determine the calibration coarse tuning setting;

measure a first frequency at the calibration coarse tuning setting for a first fine tuning value;

measure a second frequency at the calibration coarse tuning setting for a second fine tuning value; and

determine the calibration DCO gain value based at least in part on the first frequency and the second frequency.

5. The apparatus of claim 1 , wherein to determine a coarse tuning setting for the DCO based on the target frequency of the wireless channel, the one or more processors are to access a coarse tuning characterization curve to determine a coarse tuning value for the target frequency.

6. The apparatus of claim 1 , further comprising an antenna to receive or transmit data at the target frequency.

7. The apparatus of claim 1 , wherein the one or more processors are to determine the coarse tuning setting and calculate the DCO gain value during operations of a prep macro for a configured radio access technology.

8. The apparatus of claim 1 , wherein to calculate the DCO gain value, the one or more processors are to perform one or more firmware operations.

9. The apparatus of claim 1 , wherein the one or more processors are further to provide the calculated DCO gain to a loop filter of the PLL.

10. The apparatus of claim 1 , wherein the one or more processors are to:

determine an indication of a temperature of the PLL; and

compensate the calculated DCO gain of the PLL based at least in part on an indication of the temperature of the PLL.

11. An apparatus of a mobile device to calibrate radio frequency (RF) circuitry for mobile communications comprising:

means for determining a coarse tuning setting for a digital controlled oscillator (DCO) of a digital phase locked loop (PLL) based on a target frequency; and

means for calculating a DCO gain value at the coarse tuning setting based on a calibration coarse tuning setting and a calibration DCO gain measured at the calibration coarse tuning setting.

12. The apparatus of claim 11 , further comprising means for determining the calibration DCO gain.

13. The apparatus of claim 11 , further comprising means for performing PLL locking to the target frequency using the calculated DCO gain value.

14. The apparatus of claim 11 , further comprising means for measuring the frequency of an output of the DCO.

15. The apparatus of claim 11 , wherein the DCO comprises:

means for coarse tuning an output frequency of the DCO; and

means for fine tuning the output frequency of the DCO.

16. The apparatus of claim 15 , wherein the means for fine tuning the output frequency is set to a fine capacitance of a fine tuning capacitor bankd during PLL locking using the DCO gain value.

17. A system of a mobile device that calculates a gain value for a phase locked loop comprising:

a digital controlled oscillator (DCO) comprising a coarse tuning capacitor bank and a fine tuning capacitor bank;

one or more processors coupled to the DCO, the one or more processors to:

determine a calibration DCO gain based on a calibration coarse tuning setting;

determine a coarse tuning setting for the DCO based on a target frequency; and

calculate a DCO gain at the coarse tuning setting for the DCO.

18. The system of claim 17 , further comprising an antenna to receive or transmit wireless signals at the target frequency.

19. The system of claim 17 , further comprising baseband circuitry coupled to the one or more processors, the baseband circuitry to:

determine the target frequency based on messages received from a mobile network; and

provide the target frequency to the one or more processors.

20. The system of claim 17 , wherein the one or more processors are to determine the coarse tuning setting for the DCO and calculate the DCO gain in response to receiving an indication that data is to be received from a network.

21. The system of claim 17 , wherein to determine the calibration DCO gain, the one or more processors are to:

measure a first frequency of DCO output at a first fine tuning setting and the calibration coarse tuning setting;

measure a second frequency of the DCO output at a second fine tuning setting and the calibration coarse tuning setting; and

calculate the calibration DCO gain based on the first frequency and second frequency.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2021
From: INTEL IP CORPORATION
To: INTEL CORPORATION
Reel/Frame 057186/0866 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2016
From: TERTINEK, STEFAN
To: INTEL IP CORPORATION
Reel/Frame 040273/0329 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2016
From: TERTINEK, STEFAN
To: INTEL CORPORATION
Reel/Frame 040011/0388 →