IP Library Granted Patent US 10,025,189
Granted Patent B2
US 10,025,189 · App. 15/210,992 · Granted Jul 17, 2018

Lithography process for the encapsulation of patterned thin film coatings

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,025,189
App. No.
15/210,992
Granted
Jul 17, 2018
Kind
B2
Abstract

A single lithography process for multi-layer metal/dielectric coatings using a series of developing, baking, and lifting steps to coat two or more thin films without re-patterning that results in the encapsulation and profile optimization of multi-spectral patterned thin film coatings is disclosed.

Claims (13)

1. A lithography method for dual deposition patterning comprising:

forming a wafer by coating a substrate with a non-photosensitive resist base layer and then adding a photoresist top layer over said non-photosensitive resist base layer;

then using a photomask to expose said photoresist top layer with a pattern of patterned pixel apertures;

then, using a first developer, developing said wafer until a first undercut in said non-photosensitive resist base layer results;

then conducting a first hard baking of said wafer until said photoresist top layer flows by pulling back from the edge of each of said patterned pixel apertures and curving down toward each of said patterned pixel apertures;

then, using a second developer, developing said wafer a second time until a second undercut in said non-photosensitive resist base layer results;

then coating said wafer with a first thin metal layer that is thinner than said non-photosensitive base resist layer;

then lifting off any first thin metal layer on said photoresist top layer using a low-tack lift-off that does not dissolve said photoresist top layer;

then, using a third developer, developing said wafer to remove some of the non-photosensitive base resist layer until a widening of said patterned pixel apertures results;

then conducting a second hard baking of said wafer a second time until said photoresist top layer flows by pulling back from the edge of each of said widened patterned pixel apertures and curving down toward each of said widened patterned pixel apertures;

then, using a fourth developer, developing said wafer until a third undercut in said non-photosensitive base resist layer forms;

then coating said wafer with an encapsulating layer; and,

then lifting off said encapsulating layer over said photoresist top layer, said photoresist top layer, and said non-photosensitive resist base layer from said wafer using a conventional chemical lift-off means.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2017
From: PIXELTEQ, INC.
To: OCEAN OPTICS, INC.
Reel/Frame 043903/0369 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2016
From: LOVELADY, HEATHER; VARGHESE, RONNIE
To: PIXELTEQ, INC.
Reel/Frame 039164/0675 →