IP Library Granted Patent US 9,812,498
Granted Patent B2
US 9,812,498 · App. 15/220,805 · Granted Nov 7, 2017

Semiconductor device

Inventors: Jieyun Zhou (Fujisawa Kanagawa, JP); Shinichiro Shiratake (Yokohama Kanagawa, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L27/228G11C11/1657G11C11/1673G11C11/1697H01L43/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,812,498
App. No.
15/220,805
Granted
Nov 7, 2017
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes a variable resistance circuit having first and second resistance elements connected in series, first and second switch elements connected in parallel with the first resistance element, and third and fourth switch elements connected in parallel with the second resistance element. In a case where the first resistance element is short-circuited, and the second resistance element is not short-circuited, one of the first and second switch elements is turned ON. In a case where the second resistance element is short-circuited, and the first resistance element is not short-circuited, one of the third and fourth switch elements is turned ON. In a case where the first and second resistance elements are short-circuited, the first to fourth switch elements are turned ON.

Claims (43)

1. A semiconductor device comprising:

a variable resistance circuit including a first circuit which includes a first resistance element and first and second switch elements each connected in parallel with the first resistance element, and a second circuit which includes a second resistance element and third and fourth switch elements each connected in parallel with the second resistance element, the first circuit being connecting in series with the second circuit,

wherein:

when the first resistance element is short-circuited, and the second resistance element is not short-circuited, one of the first and second switch elements is in an ON state and the other of the first and second switch elements, the third switch element, and the fourth switch element are in an OFF state,

when the second resistance element is short-circuited, and the first resistance element is not short-circuited, one of the third and fourth switch elements is in the ON state and the first switch element, the second switch element, and the other of the third and fourth switch elements are in the OFF state,

when the first and second resistance elements are both short-circuited, the first to fourth switch elements are in the ON state, and

when the first and second resistance elements are not short-circuited, the first to fourth switch elements are in the OFF state.

2. The device according to claim 1 , wherein:

the first circuit further includes a fifth switch element connected in parallel with the first resistance element,

the second circuit further includes a sixth switch element connected in parallel with the second resistance element,

the variable resistance circuit further includes a third circuit which includes seventh to ninth switch elements connected in parallel, the third circuit being connecting in series with the first and second circuits,

when the first resistance element is short-circuited, and the second resistance element is not short-circuited, the fifth switch element and two of the seventh to ninth switch elements are in the ON state and the sixth switch element and another of the seventh to ninth switch elements are in the OFF state,

when the second resistance element is short-circuited, and the first resistance element is not short-circuited, the sixth switch element and two of the seventh to ninth switch elements are in the ON state and the fifth switch element and another of the seventh to ninth switch elements are in the OFF state,

when the first and second resistance elements are both short-circuited, the fifth to ninth switch elements are in the ON state, and

when the first and second resistance elements are not short-circuited, one of the seventh to ninth switch elements is in the ON state and the fifth switch element, the sixth switch element, and the others of the seventh to ninth switch elements are in the OFF state.

3. The device according to claim 1 , wherein the first to fourth switch elements are MOS transistors.

4. The device according to claim 3 , wherein the MOS transistors have approximately a same size.

5. The device according to claim 1 , wherein the first and second resistance elements are different in resistance value.

6. The device according to claim 1 , wherein the first and second resistance elements comprise diffusion layer resistance.

7. The device according to claim 1 , wherein the first and second resistance elements each includes a semiconductor layer provided on a semiconductor substrate via an insulation layer.

8. The device according to claim 1 , wherein the first and second resistance elements each includes first and second magnetic layers, and an insulation layer provided between the first and second magnetic layers.

9. The device according to claim 1 , wherein the first and second resistance elements are MTJ elements.

10. The device according to claim 1 , further comprising:

a memory cell including a variable resistance element; and

a sense amplifier in which the memory cell is connected to a first input terminal, and the variable resistance circuit is connected to a second input terminal.

11. The device according to claim 10 , wherein the memory cell holds different data in a case where the memory cell is in a high resistance state, and in a case where the memory cell is in a low resistance state.

12. The device according to claim 10 , wherein the variable resistance element is an MTJ element.

13. The device according to claim 10 , wherein a resistance value of the variable resistance circuit is set to a value between a high resistance value and a low resistance value of the memory cell.

14. A semiconductor device comprising:

a variable resistance circuit including: a first circuit which includes N+1 (N is a natural number equal to or greater than two) first switch elements connected in parallel, and N second circuits each of which includes a resistance element and N+1 second switch elements each connected in parallel with the resistance element, wherein the N second circuits are connected in series, and the first circuit is connected in series to the N second circuits,

wherein, when K resistance elements (K is an integer which is greater than or equal to 0 and less than or equal to N) of K second circuits are short-circuited:

K+1 first switch elements in the first circuit are in an ON state,

K+1 second switch elements in each of the K second circuits are in the ON state, and

the N+1 second switch elements in each of the other second circuits are in an OFF state.

15. The device according to claim 14 , wherein the N+1 first switch elements and the N+1 second switch elements included in each of the N second circuits are MOS transistors.

16. The device according to claim 14 , wherein at least one of the N+1first switch elements is in the ON state regardless of a number of the resistance elements to be short-circuited.

17. The device according to claim 14 , wherein the resistance elements each includes first and second magnetic layers, and an insulation layer provided between the first and second magnetic layers.

18. The device according to claim 14 , wherein the resistance elements are MTJ elements.

19. A semiconductor memory device, comprising:

a memory cell including a variable resistance element;

a variable resistance circuit including a first circuit which includes a first resistance element and first and second switch elements each connected in parallel with the first resistance element, and a second circuit which includes a second resistance element and third and fourth switch elements each connected in parallel with the second resistance element, the first circuit being connecting in series with the second circuit; and

a sense amplifier in which the memory cell is connected to a first input terminal, and the variable resistance circuit is connected to a second input terminal.

20. The device according to claim 19 , wherein the variable resistance element is an MTJ element.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0382 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2016
From: ZHOU, JIEYUN; SHIRATAKE, SHINICHIRO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 039270/0645 →
Continuity (2)
Provisional Application 62294704 · Feb 12, 2016
Related Publication 20170236867A1 · Aug 17, 2017