IP Library Granted Patent US 9,673,834
Granted Patent B2
US 9,673,834 · App. 15/226,976 · Granted Jun 6, 2017

Successive approximation method with a nonlinear characteristic

Inventors: Daniel Lopez-Diaz (Villach, AT); Thomas Niederfriniger (Villach, AT); Alexander Kahl (Landskron, AT); Steffen Trautmann (Villach, AT)
Assignee: Lantiq Beteiligungs-GmbH & Co. KG
H03M1/38H03M1/124
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,673,834
App. No.
15/226,976
Granted
Jun 6, 2017
Kind
B2
Abstract

A circuit with a successive approximation analog-to-digital converter utilizes a feedback path and is operated for example in accordance with the successive approximation method. The feedback path is configured to translate a digital signal in accordance with a prescribed function and to furthermore convert the translated digital signal into an analog feedback signal. For example, the prescribed function can be an exponential function. As such, it can be possible to convert an input signal into an output signal by means of a nonlinear characteristic.

Claims (37)

1. A circuit comprising:

a successive approximation analog-to-digital converter (SAR-ADC) comprising a feedback path;

wherein the feedback path is configured to translate a digital signal in accordance with a prescribed function and to furthermore convert the translated digital signal into an analog feedback signal.

2. The circuit of claim 1 , wherein the feedback path comprises a digital logic element and a digital-to-analog converter element;

wherein the digital logic element is configured to translate the digital signal in accordance with the prescribed function;

wherein the digital-to-analog converter element is configured to convert the translated digital signal into the analog feedback signal.

3. The circuit of claim 2 , further comprising:

a memory configured to store a lookup table that maps the prescribed function;

wherein the digital logic element is configured to translate the digital signal in accordance with the prescribed function based on the lookup table.

4. The circuit of claim 2 , wherein the feedback path further comprises a selectively activable shunt path configured to bypass the digital logic element.

5. The circuit of claim 1 , wherein the prescribed function comprises a nonlinear function.

6. The circuit of claim 1 , wherein the prescribed function comprises an exponential function.

7. The circuit of claim 1 , wherein the prescribed function comprises a zero point offset.

8. The circuit of claim 1 , wherein the feedback path is further configured to translate the digital signal in accordance with the prescribed function in a first mode of operation and to translate the digital signal in accordance with a further prescribed function in a second mode of operation.

9. The circuit of claim 8 , wherein the further prescribed function comprises an identity function.

10. The circuit of claim 1 , further comprising:

a temperature sensor configured to output a control signal to the digital logic element;

wherein the control signal comprises an indication of a measured temperature;

wherein the prescribed function comprises a dependency on the measured temperature.

11. The circuit of claim 1 , further comprising:

a detector configured to output an analog input signal to the SAR-ADC.

12. The circuit of claim 11 , wherein the prescribed function comprises a dependency on a type of the detector.

13. The circuit of claim 11 , wherein the prescribed function comprises a dependency on an operating state of the detector.

14. The circuit of claim 1 , wherein the SAR-ADC furthermore comprises a comparator configured to generate a comparison of an analog input signal received by the SAR-ADC with the feedback signal and output a result signal based on the comparison.

15. The circuit of claim 14 , wherein the SAR-ADC further comprises an SAR register configured to adjust the digital signal iteratively based on the result signal.

16. The circuit of claim 1 , wherein the SAR-ADC is configured to receive an analog input signal and convert the analog input signal with a nonlinear characteristic.

17. A method comprising:

translating, via a feedback path of an SAR-ADC, a digital signal in accordance with a prescribed function; and

converting, via the feedback path of the SAR-ADC, the translated digital signal into an analog feedback signal.

18. The method of claim 17 , further comprising:

storing a lookup table that maps the prescribed function; and

bypassing, via a selectively activable shunt path, a digital logic element of the feedback path;

wherein the translating the digital signal in accordance with the prescribed function comprises translating the digital signal based on the lookup table.

19. A hybrid analog-to-digital converter comprising:

a comparator configured to generate a comparison an analog input signal with a feedback signal and output a result signal based on the comparison, wherein the analog input signal comprises a power curve including a first range and a second range, and wherein the first range corresponds to lower powers than the second range; and

a successive approximation analog-to-digital converter (SAR) register configured to adjust a digital signal iteratively based on the result signal, wherein the hybrid analog-to-digital converter is configured to use a nonlinear characteristic to convert the first range of the power curve of the input signal with a recognizable sensitivity.

20. The hybrid analog-to-digital converter of claim 19 , wherein the hybrid analog-to-digital converter is further configured to convert the first range of the power curve of the input signal with a first sensitivity and to convert the second range of the power curve of the input signal with a second sensitivity, and wherein the first sensitivity is substantially equal to the second sensitivity.

Assignments (2)
CHANGE OF NAME Recorded Apr 6, 2022
From: LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: INTEL GERMANY GMBH & CO. KG
Reel/Frame 059645/0263 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2016
From: LOPEZ-DIAZ, DANIEL; NIEDERFRINIGER, THOMAS; KAHL, ALEXANDER; TRAUTMANN, STEFFEN
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 039562/0596 →
Priority Claims (1)
DE 10 2015 112 852 · Aug 5, 2015 · national
Continuity (1)
Related Publication 20170041015A1 · Feb 9, 2017