IP Library Granted Patent US 10,115,674
Granted Patent B2
US 10,115,674 · App. 15/233,915 · Granted Oct 30, 2018

Semiconductor device including electromagnetic interference (EMI) shielding layer and method for manufacturing the semiconductor device

Inventors: Yuusuke Takano (Yokkaichi Mie, JP); Takeshi Watanabe (Yokkaichi Mie, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L23/552H01L21/02244H01L21/02247H01L21/2855H01L21/32051H01L23/481H01L23/544H01L24/97H01L21/02252H01L21/561H01L23/3121H01L2223/54406H01L2223/54433H01L2223/54486H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/97H01L2924/15313
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,115,674
App. No.
15/233,915
Granted
Oct 30, 2018
Kind
B2
Abstract

According to one embodiment, in a method for manufacturing a semiconductor device, a semiconductor chip is provided on a first surface of a substrate having the first surface, a second surface opposite to the first surface, and a side surface between the first surface and the second surface. A resin that seals the first surface of the semiconductor chip is formed on the semiconductor chip. A conductive film electrically connectable to a ground potential source is formed on an upper surface of the resin and a side surface of the resin. A metal oxide film or a metal nitride film is formed on the conductive film by depositing metal on the conductive film in an environment containing oxygen or nitrogen.

Claims (29)

1. A method for manufacturing a semiconductor device, comprising:

providing a substrate having a first surface, a second surface opposite to the first surface, and a side surface between the first surface and the second surface;

providing a semiconductor chip on the first surface;

forming a resin portion that seals the semiconductor chip;

forming a conductive film on an upper surface of the resin portion and a side surface of the resin portion, the conductive film being electrically connectable to a ground potential source; and

forming a film stack including a first film that is a metal oxide film formed by depositing metal in an oxygen containing environment or a metal nitride film formed by depositing metal in a nitrogen containing environment, wherein

a lightness value of the film stack is less than a lightness value of the resin portion.

2. The method according to claim 1 , wherein

the conductive film contains at least one of copper, chrome, iron, nickel, titanium, and aluminum, and

the first film is the metal oxide film and the metal oxide film contains at least one of copper oxide, chromium oxide, iron oxide, and nickel oxide.

3. The method according to claim 2 , wherein the film stack further includes a second film that is titanium aluminum nitride.

4. The method according to claim 1 , wherein the conductive film is formed in a vacuum environment, and the first film of the film stack is formed in the vacuum environment used in forming the conductive film.

5. The method according to claim 1 ,

wherein the conductive film and the first film of the film stack are formed in the same chamber.

6. The method according to claim 1 , wherein

the conductive film is formed in a first vacuum chamber,

the substrate is moved under vacuum to a second chamber, and

the first film of the film stack is formed in the second chamber.

7. The method according to claim 1 , wherein

the first film of the film stack is the metal oxide film, and the first film is formed on the conductive film by sputtering a metal while the metal is being plasma-oxidized.

8. The method according to claim 1 , wherein

the film stack further includes a second film that is an oxide of stainless steel film, and

the first film of the film stack is a copper oxide film.

9. The method according to claim 1 , wherein forming the film stack further includes forming a stainless steel film on the conductive film.

10. The method according to claim 9 , wherein

the film stack further includes an oxide stainless steel film, and

the first film is a copper oxide film.

11. The method according to claim 9 , wherein the first film of the film stack is a chromium oxide film.

12. The method according to claim 1 , wherein the first film of the film stack is the metal nitride film, and the first film is formed on the conductive film by sputtering a metal while the metal is being plasma-nitrided.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2016
From: TAKANO, YUUSUKE; WATANABE, TAKESHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 040159/0371 →
Priority Claims (1)
JP 2015-179997 · Sep 11, 2015 · national
Continuity (1)
Related Publication 20170077040A1 · Mar 16, 2017