IP Library Granted Patent US 9,880,464
Granted Patent B2
US 9,880,464 · App. 15/248,350 · Granted Jan 30, 2018

Pattern forming method

Inventors: Daisuke Kawamura (Kiyosu Aichi, JP); Koji Matsuo (Ama Aichi, JP); Masanobu Baba (Yokkaichi Mie, JP); Tatsuro Shinozaki (Yokkaichi Mie, JP); Taishi Ishikura (Kuwana Mie, JP)
Assignee: TOSHIBA MEMORY CORPORATION
G03F7/0002G03F7/038G03F7/039G03F7/20H01L21/0274H01L21/3081H01L21/3086H01L21/30625
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,880,464
App. No.
15/248,350
Granted
Jan 30, 2018
Kind
B2
Abstract

According to one embodiment, an imprint pattern forming method includes providing a substrate with a pattern formation region and a peripheral region, the peripheral region having a surface lower than a surface of the pattern formation region, located at a periphery of the pattern formation region. The method includes forming an auxiliary pattern with a predetermined height on at least a portion of the peripheral region, providing a resist layer on at least the pattern formation region, and imprinting the resist layer using a template by locating the template in a region which includes a portion of the pattern formation region and a portion of the peripheral region.

Claims (41)

1. An imprint pattern forming method, comprising:

providing a substrate with a pattern formation region and a peripheral region, the peripheral region having a surface lower than a surface of the pattern formation region and located at a periphery of the pattern formation region;

forming an auxiliary pattern with a predetermined height on a portion of the peripheral region, a surface of the auxiliary pattern being substantially co-planar with the surface of the pattern formation region;

providing a resist layer on the pattern formation region; and

imprinting the resist layer using a template by locating the template in a region which includes a portion of the pattern formation region and a portion of the peripheral region.

2. The method according to claim 1 , wherein the auxiliary pattern has an annular ring shape.

3. The method according to claim 1 , wherein the auxiliary pattern is configured with multiple separated pattern elements.

4. The method according to claim 1 , further comprising forming the auxiliary pattern using photolithographic processing.

5. The method according to claim 1 , further comprising forming the auxiliary pattern using chemical solution coating.

6. The method according to claim 1 , wherein the predetermined height of the auxiliary pattern is equal to a difference between a height of the surface of the pattern formation region and a height of the surface of the peripheral region from the substrate.

7. The method according to claim 1 , wherein during the imprinting, the resist layer is located on the pattern formation region and an upper surface of the auxiliary pattern.

8. The method according to claim 7 , wherein the resist layer is located on the auxiliary pattern in a position where a non-device pattern region of the template will contact the resist layer.

9. The method according to claim 1 , wherein:

during imprinting, the resist layer is not located on a device pattern region of the auxiliary pattern, and

the template comes into contact with the resist layer in the pattern formation region.

10. The method according to claim 9 , wherein the resist layer is located on the auxiliary pattern in a position where a device pattern region of the template contacts the resist layer.

11. The method according to claim 1 , further comprising:

arranging a sacrificial film on the auxiliary pattern;

performing chemical mechanical polishing to the sacrificial film; and

removing the sacrificial film.

12. A method of imprint lithography, comprising:

providing a substrate having a central region on which one or more semiconductor devices will be formed, and a peripheral bevel region;

forming an auxiliary pattern on the peripheral bevel region such that an upper surface of the auxiliary pattern and the central region are substantially co-planar;

forming a resist layer on at least the central region;

providing a template having a patterned surface having a plurality of individual chip patterns thereon; and

moving at least one of the template and the substrate to form a pattern of the template in the resist layer,

wherein the template is positioned such that at least a portion of the template overlies the auxiliary pattern during the forming of the pattern of the template in the resist layer.

13. The method according to claim 12 , wherein the portion of the template overlying the auxiliary pattern does not include a chip pattern thereon.

14. The method according to claim 13 , wherein the auxiliary pattern is intermittently provided on the peripheral bevel region.

15. The method according to claim 13 , wherein the auxiliary pattern comprises a plurality of spaced pillars.

16. The method according to claim 12 , wherein the auxiliary pattern extends on the peripheral bevel region from the central region to an edge of the substrate.

17. The method according to claim 12 , wherein the auxiliary pattern is spaced from a location where the peripheral bevel meets the central region.

18. The method according to claim 12 , wherein the auxiliary pattern extends on the peripheral bevel region from the central region to a location inwardly of the edge of the substrate.

19. A method of imprint lithography, comprising:

providing a substrate having a first region having a first height and a second region adjacent to the first region, the second region surrounding the first region and having a second height lower than the first height;

forming a material layer on the second region, the material layer having an upper surface at the first height;

placing an imprint resist on the first region and the second region;

providing a template having a patterned surface having a plurality of individual chip patterns thereon;

positioning the template over the first region and the second region with the material layer formed thereon; and

moving at least one of the substrate and the template to cause the resist to flow into the patterned surface of the template, a portion of the resist being disposed on the upper surface of the material layer.

20. The method according to claim 19 , wherein the material layer is selectively provided on the second region.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2017
From: KAWAMURA, DAISUKE; MATSUO, KOJI; BABA, MASANOBU; SHINOZAKI, TATSURO; ISHIKURA, TAISHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 041538/0810 →
Priority Claims (1)
JP 2015-255040 · Dec 25, 2015 · national
Continuity (1)
Related Publication 20170184958A1 · Jun 29, 2017