IP Library Granted Patent US 10,122,122
Granted Patent B2
US 10,122,122 · App. 15/251,569 · Granted Nov 6, 2018

Printed circuit board connector with cross-talk mitigation

Inventors: Raymond DeWine Heistand, II (Round Rock, TX); Sandor Farkas (Round Rock, TX); Bhyrav M. Mutnury (Round Rock, TX)
Assignee: DELL PRODUCTS, LP
H01R13/6469
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,122,122
App. No.
15/251,569
Granted
Nov 6, 2018
Kind
B2
Abstract

A connector includes a wafer having first, second, third, and fourth communication channels. The first and second communication channels form a first differential pair, and the third and fourth communication channels form a second differential pair. The wafer includes a plug and a receptacle. The plug includes a first portion of the first, second, third, and fourth communication channels. The receptacle includes a second portion of the first, second, third, and fourth communication channels. A first crisscross is located at a first predetermined location of the first and second communication channels of the first differential pair. The first crisscross changes a first polarity of a first signal to be transmitted on the first differential pair. A second polarity of a second signal to be transmitted on the second differential pair remains the same throughout an entire length of the second differential pair.

Claims (29)

1. A connector comprising:

a wafer including first, second, third, and fourth communication channels, wherein the first and second communication channels form a first differential pair, and the third and fourth communication channels form a second differential pair, the wafer including:

a plug including a first portion of the first, second, third, and fourth communication channels; and

a receptacle including:

a second portion of the first, second, third, and fourth communication channels, a first crisscross being located at a first predetermined location of the first and second communication channels of the first differential pair, the first crisscross to change a first polarity of a first signal to be transmitted on the first differential pair, wherein a second polarity of a second signal to be transmitted on the second differential pair remains the same throughout an entire length of the second differential pair, wherein a second crisscross is located at a second predetermined location of the first and second communication channels of the first differential pair; and

fifth, sixth, seventh, and eighth communication channels, wherein the fifth and sixth communication channels form a third differential pair, and the seventh and eighth communication channels form a fourth differential pair, a third crisscross is located at a third predetermined location of the fifth and sixth communication channels of the third differential pair, the third crisscross to change a third polarity of a third signal to be transmitted on the third differential pair, wherein the a fourth polarity of a fourth signal to be transmitted on the fourth differential pair remains the same throughout an entire length of the fourth differential pair, wherein the third differential pair is adjacent to the second differential pair and adjacent to the fourth differential pair in the wafer, wherein a fourth crisscross is located at a fourth predetermined location of the fifth and sixth communication channels of the third differential pair.

2. The connector of claim 1 , wherein the change in the first polarity of the first signal on the first and second communication channels and the second polarity of the second signal on the third and fourth communication channels remaining the same negates crosstalk between the first and second differential pairs.

3. The connector of claim 1 , wherein the first predetermined location is half of a length of the first and second communication channels.

4. The connector of claim 1 , wherein the first differential pair is adjacent to the second differential pair in the wafer.

5. The connector of claim 1 , wherein the change in the third polarity of the third signal on the fifth and sixth communication channels and the second polarity of the second signal on the third and fourth communication channels remaining the same negates crosstalk between the second and third differential pairs.

6. The connector of claim 1 , wherein the change in the third polarity of the third signal on the fifth and sixth communication channels and the fourth polarity of the fourth signal on the seventh and eighth communication channels remaining the same negates crosstalk between the third and fourth differential pairs.

7. The connector of claim 1 , wherein the third predetermined location is half of a length of the fifth and sixth communication channels.

8. The connector of claim 1 , wherein the first predetermined location is a same percentage of an entire length of the first and second communication channels as the third predetermined length of an entire length of the fifth and sixth communication channels.

9. A connector comprising:

a first wafer including:

first and second communication channels, wherein the first and second communication channels form a first differential pair, a first crisscross being located at a first predetermined location of the first and second communication channels of the first differential pair, the first crisscross to change a first polarity of a first signal to be transmitted on the first differential pair; and

third and fourth communication channels, wherein the third and fourth communication channels form a second differential pair, a second crisscross being located at a second predetermined location of the third and fourth communication channels of the second differential pair, wherein the first and second communication channels are different lengths than the third and fourth communication channels, wherein the first predetermined location is a same percentage of an entire length of the first and second communication channels as the second predetermined length of an entire length of the third and fourth communication channels; and

a second wafer including fifth and sixth communication channels, wherein the fifth and sixth communication channels form a third differential pair, wherein a second polarity of a second signal to be transmitted on the third differential pair remains the same throughout an entire length of the second differential pair.

10. The connector of claim 9 , wherein the first differential pair in the first wafer is adjacent to the third differential pair in the second wafer.

11. The connector of claim 9 , wherein a third crisscross is located at a third predetermined location of the first and second communication channels of the first differential pair.

12. The connector of claim 9 , wherein the change in the first polarity of the first signal on the first and second communication channels and the second polarity of the second signal on the fifth and sixth communication channels remaining the same negates crosstalk between the first and second wafers.

13. A connector comprising:

a first wafer including:

first, second, third, and fourth communication channels, wherein the first and second communication channels form a first differential pair, and the third and fourth communication channels form a second differential pair, a first crisscross being located at a first predetermined location of the first and second communication channels of the first differential pair, the first crisscross to change a first polarity of a first signal to be transmitted on the first differential pair, wherein a second polarity of a second signal to be transmitted on the second differential pair remains the same throughout an entire length of the second differential pair; and

fifth and sixth communication channels, wherein the fifth and sixth communication channels form a third differential pair, a second crisscross being located at a second predetermined location of the fifth and sixth communication channels of the third differential pair, wherein the first and second communication channels are different lengths than the fifth and sixth communication channels, wherein the first predetermined location is a same percentage of an entire length of the first and second communication channels as the second predetermined length of an entire length of the fifth and sixth communication channels; and

a second wafer including seventh, eighth, ninth, and tenth communication channels, wherein the seventh and eighth communication channels form a fourth differential pair, and the ninth and tenth communication channels form a fifth differential pair, wherein a third polarity of a third signal to be transmitted on the fourth differential pair remains the same throughout an entire length of the fourth differential pair, a third crisscross being located at a third predetermined location of the ninth and tenth communication channels of the fifth differential pair, the third crisscross to change a fourth polarity of a fourth signal to be transmitted on the fifth differential pair.

14. The connector of claim 13 , wherein the change in the first polarity of the first signal on the first and second communication channels and the third polarity of the third signal on the seventh and eighth communication channels remaining the same negates crosstalk between the first and second wafers.

15. The connector of claim 13 , wherein the change in the first polarity of the first signal on the first and second communication channels and the second polarity of the second signal on the third and fourth communication channels remaining the same negates crosstalk between the first and second differential pairs in the first wafer.

16. The connector of claim 13 , wherein the first differential pair in the first wafer is adjacent to the fourth differential pair in the second wafer.

Assignments (10)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040679/0386) Recorded Apr 26, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO WYSE TECHNOLOGY L.L.C.)
Reel/Frame 059803/0666 →
RELEASE OF SECURITY INTEREST AT REEL 040633 FRAME 0799 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL INTERNATIONAL, L.L.C.; DELL PRODUCTS L.P.; WYSE TECHNOLOGY L.L.C.; EMC CORPORATION
Reel/Frame 058297/0427 →
RELEASE OF SECURITY INTEREST AT REEL 048825 FRAME 0489 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 058000/0916 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Apr 8, 2019
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 048825/0489 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Nov 23, 2016
From: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; WYSE TECHNOLOGY L.L.C.; EMC CORPORATION
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 040679/0386 →
SECURITY INTEREST Recorded Nov 16, 2016
From: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; WYSE TECHNOLOGY L.L.C.; EMC CORPORATION
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 040633/0799 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2016
From: DEWINE HEISTAND II, RAYMOND; FARKAS, SANDOR; MUTNURY, BHYRAV M.
To: DELL PRODUCTS, LP
Reel/Frame 039679/0483 →
Continuity (1)
Related Publication 20180062320A1 · Mar 1, 2018