IP Library Granted Patent US 10,229,081
Granted Patent B2
US 10,229,081 · App. 15/276,240 · Granted Mar 12, 2019

System level crosstalk mitigation

Inventors: Stuart Allen Berke (Austin, TX); Bhyrav M. Mutnury (Round Rock, TX); Vadhiraj Sankaranarayanan (Austin, TX)
Assignee: Dell Products, LP
G06F13/4022G06F13/4282
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,229,081
App. No.
15/276,240
Granted
Mar 12, 2019
Kind
B2
Abstract

An information handling system includes a receiver and a transmitter. A margin detector of the receiver derives an eye plot for signals received via a plurality of high speed serial lanes. A first control module of the receiver identifies a weakest lane of the high speed serial lanes, and compares eye plots for a signal on the weakest lane from one crosstalk minimization iteration to the next. A second control module of the transmitter receives a signal from the first control module indicating whether an eye plot of the signal has improved from one crosstalk minimization iteration to the next, and iteratively controls a phase shift of aggressor signals in the high speed serial lanes during each iteration until the eye plot of the signal remains the same from one iteration to the next. A phase shift module of the transmitter phase shifts the aggressor signals during each iteration.

Claims (46)

1. A method comprising:

identifying, by a hardware control module, a first lane as a weakest lane of a plurality of high speed serial lanes, wherein the weakest lane is a lane that has a highest level of signal attenuation as compared to other lanes;

identifying a second lane with a greatest amount of crosstalk with the weakest lane;

shifting a phase of a first signal transmitted on the second lane;

deriving an eye margin for a second signal on the weakest lane;

iteratively changing an amount of the shifting of the phase of the first signal in a first direction, and deriving the eye margin for the second signal after each iteration until the eye margin of the second signal remains the same from one iteration to a next iteration; and

storing a final phase value for the first signal in response to the eye margin of the second signal remaining the same from one iteration to the next iteration.

2. The method of claim 1 , further comprising:

iteratively changing a phase of a third signal transmitted on a third lane until the eye margin of the second signal remains the same from one iteration to the next iteration;

in response to each iterative change of the phase of the third signal, deriving the eye margin for the second signal; and

storing a final phase value for the third signal in response to the eye margin of the second signal remaining the same from one iteration to the next iteration.

3. The method of claim 1 , further comprising:

identifying the first signal on the second lane as an aggressor signal based on an amount of crosstalk caused by the first signal on the second signal on the weakest lane prior to iteratively shifting the phase of the first signal.

4. The method of claim 1 , wherein the first direction is a positive direction.

5. The method of claim 1 , wherein the first direction is a negative direction.

6. The method of claim 1 , wherein the second lane is in a same group of lanes as the weakest lane.

7. The method of claim 1 , wherein the second lane is in a different group of lanes from the weakest lane.

8. A method comprising:

identifying, by a hardware control module, a first lane as a weakest lane of a plurality of high speed serial lanes, wherein the weakest lane is a lane that has a highest level of signal attenuation as compared to other lanes;

iteratively shifting a phase of aggressor signals transmitted on the other lanes of the high speed serial lanes in a first direction, wherein the other lanes cause a greatest amount of crosstalk on the weakest lane;

deriving an eye margin for a signal on the weakest lane after each iteration of shifting the phase of the aggressor signals in the first direction;

changing an amount of the shifting of the phase of the aggressor signal in the first direction after each iteration until the eye margin of the signal on the weakest lane remains the same from one iteration to a next iteration; and

storing final phase values of the first direction for the aggressor signals in response to the eye margin of a first signal remaining the same from one iteration to the next iteration.

9. The method of claim 8 , further comprising:

iteratively shifting the phase of the aggressor signals transmitted on the other lanes of the high speed serial lanes in a second direction;

deriving the eye margin for the signal on the weakest lane after each iteration of shifting the phase of the aggressor signals in the second direction;

changing an amount of the shifting of the phase of the aggressor signals in the second direction after each iteration until the eye margin of the signal on the weakest lane remains the same from the one iteration to the next iteration; and

storing final phase values of the second direction for the aggressor signals in response to the eye margin of the first signal remaining the same from the one iteration to the next iteration.

10. The method of claim 8 , further comprising:

identifying the aggressor signals in the other lanes based on an amount of crosstalk caused by the aggressor signals on the first signal on the weakest lane prior to iteratively shifting the phase of the aggressor signals.

11. The method of claim 10 , wherein the other lanes are less than all of a remaining number of the high speed serial lanes.

12. An information handling system comprising:

a receiver including:

a margin detector to derive eye plots for a plurality of signals received via a plurality of high speed serial lanes for each crosstalk minimization iteration of a plurality of crosstalk minimization iterations;

a first control module to communicate with the margin detector, the first control module to identify a weakest lane of the high speed serial lanes, and to compare eye plots for a first signal on the weakest lane from one crosstalk minimization iteration to a next crosstalk minimization iteration, wherein the weakest lane is a lane that has a highest level of signal attenuation as compared to other lanes; and

a transmitter including:

a second control module to communicate with the first control module, the second control module to receive the first signal from the first control module indicating whether an eye plot of the first signal has improved from one crosstalk minimization iteration to the next crosstalk minimization iteration, and to iteratively control a phase shift of aggressor signals in other lanes of the high speed serial lanes in a first direction during each crosstalk minimization iteration until the eye plot of the first signal remains the same from one crosstalk minimization iteration to the next crosstalk minimization iteration, wherein the aggressor signals cause most crosstalk on a first signal on the weakest lane; and

a phase shift module to communicate with the second control module, the phase shift module to phase shift the aggressor signals during each iteration of the crosstalk minimization iterations.

13. The information handling system of claim 12 , the first control module further to identify the aggressor signals in the other lanes based on an amount of crosstalk caused by the aggressor signals on the first signal on the weakest lane.

14. The information handling system of claim 12 , the first control module further to store final phase values for the aggressor signals in response to the eye margin of the eye plot of the first signal remaining the same from one iteration to the next.

15. The information handling system of claim 12 , the second control module to iteratively control a phase shift of the aggressor signals in the high speed serial lanes in a second direction during each crosstalk minimization iteration until the eye plot of the first signal remains the same from one crosstalk minimization iteration to the next crosstalk minimization iteration.

16. The information handling system of claim 15 , the first control module further to store final phase values in the second direction for the aggressor signals in response to the eye margin of the eye plot of the first signal remaining the same from one iteration to the next.

17. The information handling system of claim 12 , wherein the first direction is a positive direction.

18. The information handling system of claim 12 , wherein the first direction is a negative direction.

19. The information handling system of claim 12 , wherein the other lanes of the high speed serial lanes are in a same group of lanes as the weakest lane.

20. The information handling system of claim 12 , wherein the other lanes of the high speed serial lanes are in a different group of lanes from the weakest lane.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (050724/0466) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO WYSE TECHNOLOGY L.L.C.)
Reel/Frame 060753/0486 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040679/0386) Recorded Apr 26, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO WYSE TECHNOLOGY L.L.C.)
Reel/Frame 059803/0666 →
RELEASE OF SECURITY INTEREST AT REEL 040633 FRAME 0799 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL INTERNATIONAL, L.L.C.; DELL PRODUCTS L.P.; WYSE TECHNOLOGY L.L.C.; EMC CORPORATION
Reel/Frame 058297/0427 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Oct 15, 2019
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; WYSE TECHNOLOGY L.L.C.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 050724/0466 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Nov 23, 2016
From: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; WYSE TECHNOLOGY L.L.C.; EMC CORPORATION
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 040679/0386 →
SECURITY INTEREST Recorded Nov 16, 2016
From: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; WYSE TECHNOLOGY L.L.C.; EMC CORPORATION
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 040633/0799 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2016
From: BERKE, STUART ALLEN; MUTNURY, BHYRAV M.; SANKARANARAYANAN, VADHIRAJ
To: DELL PRODUCTS, LP
Reel/Frame 039960/0876 →
Continuity (1)
Related Publication 20180089125A1 · Mar 29, 2018