IP Library Granted Patent US 10,129,019
Granted Patent B2
US 10,129,019 · App. 15/278,593 · Granted Nov 13, 2018

DP HDCP version converter

Inventors: Alan Kobayashi (Los Altos, CA); Sujan Thomas (Pleasanton, CA); Ali Noorbakhsh (Danville, CA)
Assignee: MEGACHIPS TECHNOLOGY AMERICA CORPORATION
H04L9/065H04L63/0428
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,129,019
App. No.
15/278,593
Granted
Nov 13, 2018
Kind
B2
Abstract

A DisplayPort (DP) High-bandwidth Digital Content Protection (HDCP) version converter that converts an HDCP content protection version from input to output includes a receiver and a transmitter. The receiver receives a serial bit stream transmitted from an upstream device, and decrypts link symbols of the received serial bit stream by use of a decryption unit. The transmitter encrypts, by use of an encryption unit, the link symbols decrypted by the receiver, and converts the encrypted link symbols into a serial bit stream and transmits the serial bit stream to a downstream device. The receiver and the transmitter have the same link configuration.

Claims (41)

1. A DisplayPort (DP) High-bandwidth Digital Content Protection (HDCP) version converter that converts an HDCP content protection version from input to output, the DP HDCP version converter comprising:

a receiver receiving a serial bit stream transmitted from an upstream device, and decrypting link symbols of the received serial bit stream by use of decryption circuitry; and

a transmitter encrypting, by use of encryption circuitry, the link symbols decrypted by said receiver, and converting the encrypted link symbols into a serial bit stream and transmitting the serial bit stream to a downstream device, wherein

said converter has the same lane count and link rate between an input port of the receiver and an output port of the transmitter, and

said converter does not perform link symbol remapping between the receiver and the transmitter.

2. The DP HDCP version converter according to claim 1 , wherein

said decryption circuitry forwards the decrypted link symbols to said encryption circuitry along with an encryption enable control signal and an XOR enable control signal, and asserts/de-asserts said XOR enable control signal based on whether the decrypted link symbols need to be encrypted.

3. The DP HDCP version converter according to claim 2 , wherein

said decryption circuitry asserts/de-asserts said XOR enable control signal based on a value in an Encryption Configuration Field (ECF) of a Multi Stream Transport (MST) link frame.

4. The DP HDCP version converter according to claim 2 , wherein

said decryption circuitry replaces link symbols of certain stream data from said upstream device with filler symbols, and de-asserts said XOR enable control signal for the filler symbols.

5. The DP HDCP version converter according to claim 1 , wherein

said DP HDCP version converter forwards all sideband transactions from said upstream device except for those for link management and for HDCP authentication and key exchange to said downstream device.

6. The DP HDCP version converter according to claim 1 , wherein said decryption circuitry:

replaces link symbols of certain stream data from said upstream device with filler symbols;

de-asserts said XOR enable control signal only for the filler symbols; and

asserts said XOR enable control signal for symbols other than the filler symbols.

7. The DP HDCP version converter according to claim 1 , wherein

said decryption circuitry is configured to assert/de-assert said XOR enable control signal by interpreting an Encryption Configuration Field (ECF) of a Multi Stream Transport (MST) link frame according to DP1.2a standard.

8. A method performed by a DisplayPort (DP) High-bandwidth Digital Content Protection (HDCP) version converter that converts an HDCP content protection version from input to output, the method comprising:

receiving a serial bit stream transmitted from an upstream device, and decrypting link symbols of the received serial bit stream by use of decryption circuitry;

encrypting, by use of encryption circuitry, the decrypted link symbols;

converting the encrypted link symbols into a serial bit stream; and

transmitting the serial bit stream to a downstream device, wherein

said converter has the same lane count and link rate between an input port of the converter and an output port of the converter, and

link symbol remapping is not performed between the receiver and the transmitter.

9. The method according to claim 1 , further comprising:

forwarding the decrypted link symbols to said encryption circuitry along with an encryption enable control signal and an XOR enable control signal; and

asserting/de-asserting said XOR enable control signal based on whether the decrypted link symbols need to be encrypted.

10. The method according to claim 9 , further comprising:

asserting/de-asserting said XOR enable control signal based on a value in an Encryption Configuration Field (ECF) of a Multi Stream Transport (MST) link frame.

11. The method according to claim 9 , further comprising:

replacing link symbols of certain stream data from said upstream device with filler symbols, and de-asserts said XOR enable control signal for the filler symbols.

12. The method according to claim 8 , further comprising:

forwarding all sideband transactions from said upstream device except for those for link management and for HDCP authentication and key exchange to said downstream device.

13. The method according to claim 8 , further comprising:

replacing link symbols of certain stream data from said upstream device with filler symbols;

de-asserting said XOR enable control signal only for the filler symbols; and

asserting said XOR enable control signal for symbols other than the filler symbols.

14. The method according to claim 8 , further comprising:

asserting/de-asserting said XOR enable control signal by interpreting an Encryption Configuration Field (ECF) of a Multi Stream Transport (MST) link frame according to DP1.2a standard.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2024
From: KINETIC TECHNOLOGIES INTERNATIONAL HOLDINGS LP
To: AY DEE KAY LLC DBA INDIE SEMICONDUCTOR
Reel/Frame 068037/0425 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2022
From: KINETIC TECHNOLOGIES
To: KINETIC TECHNOLOGIES INTERNATIONAL HOLDINGS LP
Reel/Frame 059852/0228 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2020
From: MEGACHIPS TECHNOLOGY AMERICA CORPORATION
To: KINETIC TECHNOLOGIES
Reel/Frame 051756/0475 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2016
From: KOBAYASHI, ALAN; THOMAS, SUJAN; NOORBAKHSH, ALI
To: MEGACHIPS TECHNOLOGY AMERICA CORPORATION
Reel/Frame 039877/0363 →
Continuity (3)
Continuation PCTUS2015023517 · Mar 31, 2015
Provisional Application 61972923 · Mar 31, 2014
Related Publication 20170019249A1 · Jan 19, 2017