IP Library Granted Patent US 10,168,581
Granted Patent B2
US 10,168,581 · App. 15/291,428 · Granted Jan 1, 2019

Display device

Inventors: Hironori Yasukawa (Hyogo, JP); Teruhisa Nakagawa (Hyogo, JP)
Assignee: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
G02F1/13394G02F1/1368G02F1/133345G02F1/134309G02F1/136286G02F2001/13396G02F2001/13629G02F2201/121G02F2201/123
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,168,581
App. No.
15/291,428
Granted
Jan 1, 2019
Kind
B2
Abstract

A display device comprises spacers provided between a first substrate and a second substrate, wherein the first substrate includes: seats each of which holds the spacers, respectively; data lines; gate lines; thin film transistors; pixel electrodes corresponding to pixel regions; a common electrode facing the pixel electrodes; and common wirings being electrically connected to the common electrode, and each of the common wirings includes a bent part detouring around at least one of the seats.

Claims (42)

1. A display device comprising:

a first substrate;

a second substrate facing the first substrate; and

a plurality of spacers provided between the first substrate and the second substrate,

wherein the first substrate includes:

a plurality of seats which hold the plurality of spacers, respectively;

a plurality of data lines extending in a column direction;

a plurality of gate lines extending in a row direction;

a plurality of thin film transistors each of which is formed near a respective intersection part of the plurality of data lines and the plurality of gate lines;

a plurality of pixel electrodes corresponding to a plurality of pixel regions, respectively, the plurality of pixel regions being arrayed in the row and column directions;

a common electrode that faces the plurality of pixel electrodes;

a plurality of common wirings that extend in the row direction and that are electrically connected to the common electrode;

a first insulator;

a second insulator;

a third insulator; and

a semiconductor layer, and wherein

the first insulator covers the plurality of gate lines,

the semiconductor layer is on the first insulator,

each of the plurality of data lines is partially located on the semiconductor layer,

the second insulator covers the plurality of data lines,

the common electrode is on the second insulator,

the plurality of common wirings are on the common electrode,

the third insulator covers the common electrode and the plurality of common wirings,

the plurality of pixel electrodes are on the third insulator,

at least one of the seats is in a superposition region where at least one of the gate lines, the semiconductor layer, at least one of the data lines, and at least one of the plurality of common wirings overlap on one another in a laminated direction, and

one of the at least one of the plurality of common wirings includes a bent part detouring around at least one of the plurality of seats.

2. The display device according to claim 1 , wherein the plurality of seats includes a first seat and a second seat having a surface area smaller than that of the first seat, and

the bent part of the one of the at least one of the plurality of common wirings is formed so as to detour around the first seat.

3. The display device according to claim 2 , wherein the plurality of spacers includes a first spacer and a second spacer having a level lower than that of the first spacer,

the first spacer faces the first seat, and the second spacer faces the second seat.

4. The display device according to claim 1 , wherein at least a part of the bent part of the one of the at least one of the plurality of common wirings and at least one of the pixel electrodes are superposed on each other in a laminated direction, and a region of the one of the at least one of the plurality of common wirings not being the bent part and the at least one pixel electrode are not superposed on each other in the laminated direction.

5. The display device according to claim 1 , wherein the first substrate further includes an organic insulator on the second insulator, and

the at least one of the seats is in a superposition region where at least one of the gate lines, the semiconductor layer, at least one of the data lines, the at least one of the plurality of common wirings and the organic insulator overlap on one another in the laminated direction.

6. The display device according to claim 5 , wherein each of the plurality of common wirings includes a first common wiring extending in the row direction and a plurality of second common wirings extending in the column direction from the first common wiring, and

the at least one of the seats is in the superposition region where at least one of the gate lines, the semiconductor layer, at least one of the data lines, the second common wiring and the organic insulator overlap on one another in the laminated direction.

7. The display device according to claim 6 , wherein the first common wiring of at least one of the plurality of common wirings includes the bent part, and at least one of the plurality of second common wirings is connected to the bent part of the first common wiring.

8. The display device according to claim 5 , wherein the bent part of the one of the at least one of the plurality of common wirings and the semiconductor layer do not overlap on each other in the laminated direction.

9. The display device according to claim 1 , wherein the first substrate further includes an organic insulator,

the common electrode is on the organic insulator,

the plurality of common wirings are on the common electrode,

at least one of the plurality of pixel electrodes is connected to a source electrode constituting one thin film transistor of the plurality of thin film transistors through an opening formed in the organic insulator, and

one of the at least one of the plurality of common wirings is disposed near the opening.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 064292/0775 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2017
From: YASUKAWA, HIRONORI; NAKAGAWA, TERUHISA
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 041851/0512 →
Priority Claims (1)
JP 2015-202477 · Oct 13, 2015 · national
Continuity (1)
Related Publication 20170102576A1 · Apr 13, 2017