IP Library Granted Patent US 9,831,462
Granted Patent B2
US 9,831,462 · App. 15/296,424 · Granted Nov 28, 2017

Electrode contacts

Inventor: Gholamreza Chaji (Waterloo, CA)
Assignee: Ignis Innovation Inc.
H01L51/5212H01L27/3248H01L51/0021H01L51/5209H01L51/5215H01L51/5225H01L51/5228H01L51/5234H01L2251/5315
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,831,462
App. No.
15/296,424
Granted
Nov 28, 2017
Kind
B2
Abstract

A device structure providing contact to conductive layers via a deep trench structure is disclosed. The device includes a first dielectric layer including a first opening. A first conductive layer is deposited over the first dielectric layer and the first opening. A second dielectric layer is deposited on the first conductive layer. The second dielectric layer includes a second opening. A second conductive layer is deposited over the second dielectric layer and the first and second openings. A semiconductor layer is deposited on the second dielectric layer such that the semiconductor layer is not continuous on at least part of the walls of the first or second openings. A top electrode layer is deposited on the semiconductor layer. The top electrode layer is in contact with the second conductive layer on at least part of the walls of the first or second openings.

Claims (25)

1. A device structure providing contact to conductive layers via a deep trench structure, the device structure comprising:

a first dielectric layer including a first opening, the first opening having walls on the first dielectric layer;

a first conductive layer deposited over the first dielectric layer and the first opening;

a second dielectric layer deposited on the first conductive layer, the second dielectric layer including a second opening having walls on the second dielectric layer;

a second conductive layer deposited over the second dielectric layer and the first and second openings;

a semiconductor layer deposited on the second dielectric layer such that the semiconductor layer is not continuous on at least part of the walls of the first or second openings; and

a top electrode layer deposited directly on the semiconductor layer, the top electrode layer in contact with the second conductive layer only on the at least part of the walls of the first or second openings where the semiconductor layer is not continuous.

2. A device structure providing contact to conductive layers via a deep trench structure, the device structure comprising:

a material structure including at least one flat top surface, each flat top surface around a corresponding opening of at least one opening, each opening having walls on the material structure;

a conductive layer deposited over the material structure and the at least one opening;

a semiconductor layer deposited on the conductive layer, the semiconductor layer being continuous on each of the at least one flat top surface of the material structure, the semiconductor layer continuously covering a lower portion of the walls of each opening, and being discontinuous on an upper portion of the walls of each opening between the lower portion of the walls of each opening and the flat top surface corresponding to the opening; and

a top electrode layer deposited on the semiconductor layer, the top electrode layer in contact with the conductive layer on the upper portion of the walls of each opening and in direct contact with the semiconductor layer on the lower portion of the walls of each opening.

3. The device structure of claim 2 , wherein the at least one opening is created by one of lithography, lift off, moulding or shadow masking.

4. The device structure of claim 2 , wherein the semiconductor layer is an organic light emitting diode.

5. The device structure of claim 2 , wherein the material structure comprises at least one of a silicon-nitride dielectric layer and a polymer dielectric layer.

6. The device structure of claim 2 , wherein the material structure comprises at least one layer, and wherein the at least one layer of the material structure, the conductive layer, and the semiconductor layer are deposited via at least one of PECVD, CVD, sputtering, vapor deposition, printing, spin coating, and spray coating.

7. A method of fabricating a device structure providing contact to conductive layers via a deep trench structure, the method comprising:

fabricating a material structure including at least one flat top surface, each flat top surface around a corresponding opening of at least one opening, each opening having walls on the material structure;

depositing a conductive layer over the material structure and the at least one opening;

depositing a semiconductor layer on the conductive layer, the semiconductor layer being continuous on each of the at least one flat top surface of the material structure, the semiconductor layer continuously covering a lower portion of the walls of each opening, and being discontinuous on an upper portion of the walls of each opening between the lower portion of the walls of each opening and the flat top surface corresponding to the opening; and

depositing a top electrode layer deposited on the semiconductor layer, the top electrode layer in contact with the conductive layer on the upper portion of the walls of each opening and in direct contact with the semiconductor layer on the lower portion of the walls of each opening.

8. The method of claim 7 , wherein the at least one opening is fabricated at least in part by one of lithography, lift off, moulding or shadow masking.

9. The method of claim 7 , wherein the semiconductor layer is an organic light emitting diode.

10. The method of claim 7 , wherein the material structure comprises at least one of a silicon-nitride dielectric layer and a polymer dielectric layer.

11. The method of claim 7 , wherein the material structure comprises at least one layer, and wherein the at least one layer of the material structure is fabricated at least partly via, and the conductive and semiconductor layers are deposited via at least one of PECVD, CVD, sputtering, vapor deposition, printing, spin coating, and spray coating.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: IGNIS INNOVATION INC.
To: IGNIS INNOVATION INC.
Reel/Frame 063706/0406 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2017
From: CHAJI, GHOLAMREZA
To: IGNIS INNOVATION INC.
Reel/Frame 041438/0560 →
Continuity (4)
Continuation 14581193 · Dec 23, 2014
Provisional Application 61929699 · Jan 21, 2014
Provisional Application 61920732 · Dec 25, 2013
Related Publication 20170040564A1 · Feb 9, 2017