IP Library Granted Patent US 9,998,309
Granted Patent B2
US 9,998,309 · App. 15/312,393 · Granted Jun 12, 2018

Transmitter, a receiver, and methods therein

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,998,309
App. No.
15/312,393
Granted
Jun 12, 2018
Kind
B2
Abstract

A transmitter and a method therein for transmitting CPM signals to a receiver. The transmitter divides bits into first and second bit sequences; obtains third and fourth bit sequences by appending bits to the first and second bit sequences. First and second intermediate sequences are generated based on the third and fourth bit sequences. The transmitter time-reverses the first and second intermediate sequences. The time-reversed first sequence is mapped to a third intermediate sequence, and the time-reversed second sequence is mapped to a fourth intermediate sequence. The transmitter generates fifth and sixth bit sequences from the third and fourth intermediate sequences. First and second CPM signals corresponding to first and second CPM bursts are created, which first burst is based on the third and sixth bit sequences, and which second burst is based on the fourth and fifth bit sequences. CPM signals are transmitted through a respective antenna.

Claims (117)

1. A method in a transmitter for transmitting continuous phase modulated (CPM) signals to a receiver, wherein the transmitter and the receiver are comprised in a wireless communications network, and wherein the method comprises:

dividing a sequence of user code bits into a first bit sequence and a second bit sequence, wherein the first and second bit sequences are of equal length;

obtaining a third bit sequence by appending one or more tail bits to the first bit sequence, and a fourth bit sequence by appending one or more tail bits to the second bit sequence;

generating a first intermediate sequence based on the third bit sequence, and a second intermediate sequence based on the fourth bit sequence, wherein the first intermediate sequence corresponds to a first set of pseudo-symbols and wherein the second intermediate sequence corresponds to a second set of pseudo-symbols;

time reversing the first intermediate sequence and the second intermediate sequence;

mapping the time-reversed first intermediate sequence to a third intermediate sequence corresponding to a conjugation of the first set of pseudo-symbols, and mapping the time-reversed second intermediate sequence to a fourth intermediate sequence corresponding to a negation and conjugation of the second set of pseudo-symbols;

generating a fifth bit sequence from the third intermediate sequence and a sixth bit sequence from the fourth intermediate sequence;

creating a first CPM signal and a second CPM signal, wherein the first CPM signal corresponds to a continuous phase modulated first burst, which the continuous phase modulated first burst is based on the third bit sequence and the sixth bit sequence, and wherein the second CPM signal corresponds to a continuous phase modulated second burst, which the continuous phase modulated second burst is based on the fourth bit sequence and the fifth bit sequence; and

transmitting the first CPM signal through a first transmit antenna and the second CPM signal through a second transmit antenna.

2. The method of claim 1 , wherein the generating the first intermediate sequence and the second intermediate sequence comprises:

generating the first intermediate sequence by applying, to the first bit sequence, a cumulative sum of binary symbols corresponding to the first bit sequence; and

generating the second intermediate sequence by applying, to the second bit sequence, a cumulative sum of binary symbols corresponding to the second bit sequence.

3. The method of claim 2 , wherein the respective first and second intermediate sequence is an integer sequence k m comprising m integers, which integer sequence k m is given by

k

m

=

(

n

m

1

-

2

a

n

)

mod

2

H

,

wherein a n is the user code bits comprised in the respective third and fourth bit sequence and wherein H is a positive integer.

4. The method of claim 1 , wherein the one or more tail bits are data dependent and chosen such that pseudo-symbol sequences generated from one or more of the first, second, third and fourth intermediate sequences end in a predetermined pseudo-symbol given by

exp

(

j

1

·

π

H

)

,

wherein H is a positive integer.

5. The method of claim 1 , wherein the mapping comprises:

mapping, by using a map σ(k), the time-reversed first intermediate sequence to the third intermediate sequence corresponding to the conjugation of the first set of pseudo-symbols, wherein the map σ(k) is given by σ(k)=(2H−k)mod2H, and wherein k is an integer between 0 and 2H−1, and H is a positive integer; and

mapping, by using a map τ(k), the time-reversed second intermediate sequence to the fourth intermediate sequence corresponding to the negation and conjugation of the second set of pseudo-symbols, wherein the map τ(k) is given by τ(k)=τ(k+H), and wherein k is an integer between 0 and 2H−1, and H is a positive integer.

6. The method of claim 1 , wherein the generating the fifth bit sequence and the sixth bit sequence comprises:

generating the fifth bit sequence from the third intermediate sequence by taking differences modulo 2H of consecutive entries of the third intermediate sequence and mapping 1 to 0 and mapping a value equal to 2H−1 to 1; and

generating the sixth bit sequence from the fourth intermediate sequence by taking differences modulo 2H of consecutive entries of the fourth intermediate sequence and mapping 1 to 0 and mapping a value equal to 2H−1 to 1, wherein H is a positive integer.

7. A non-transitory computer readable storage medium comprising a computer program comprising instructions which, when executed on at least one processor, causes the at least one processor to carry out the method according to claim 1 .

8. A transmitter for transmitting continuous phase modulation (CPM) signals to a receiver, wherein the transmitter and the receiver are comprised in a wireless communications network, and wherein the transmitter is configured to:

divide a sequence of user code bits into a first bit sequence and a second bit sequence, wherein the first and second bit sequences are of equal length;

obtain a third bit sequence by appending one or more tail bits to the first bit sequence, and a fourth bit sequence by appending one or more tail bits to the second bit sequence;

generate a first intermediate sequence based on the third bit sequence, and a second intermediate sequence based on the fourth bit sequence, wherein the first intermediate sequence corresponds to a first set of pseudo-symbols and wherein the second intermediate sequence corresponds to a second set of pseudo-symbols;

time reverse the first intermediate sequence and the second intermediate sequence;

map the time-reversed first intermediate sequence to a third intermediate sequence corresponding to a conjugation of the first set of pseudo-symbols, and map the time-reversed second intermediate sequence to a fourth intermediate sequence corresponding to a negation and conjugation of the second set of pseudo-symbols;

generate a fifth bit sequence from the third intermediate sequence and a sixth bit sequence from the fourth intermediate sequence;

create a first CPM signal and a second CPM signal, wherein the first CPM signal corresponds to a continuous phase modulated first burst, which the continuous phase modulated first burst is based on the third bit sequence and the sixth bit sequence, and wherein the second CPM signal corresponds to a continuous phase modulated second burst, which the continuous phase modulated second burst is based on the fourth bit sequence and the fifth bit sequence; and

transmit the first CPM signal through a first transmit antenna and the second CPM signal through a second transmit antenna.

9. The transmitter of claim 8 , wherein the transmitter, in generating, the first intermediate sequence and the second intermediate sequence, is further configured to:

generate the first intermediate sequence by applying, to the first bit sequence, a cumulative sum of binary symbols corresponding to the first bit sequence; and

generate the second intermediate sequence by applying, to the second bit sequence, a cumulative sum of binary symbols corresponding to the second bit sequence.

10. The transmitter of claim 9 , wherein the respective first and second intermediate sequence is an integer sequence k m comprising m integers, which integer sequence k m is given by

k

m

=

(

n

m

1

-

2

a

n

)

mod

2

H

,

wherein a n is the user code bits comprised in the respective first and second bit sequence and wherein H is a positive integer.

11. The transmitter of claim 8 , wherein the one or more tail bits are data dependent and chosen such that pseudo-symbol sequences generated from one or more of the first, second, third and fourth intermediate sequences end in a predetermined pseudo-symbol given by

exp

(

j

1

·

π

H

)

,

wherein H is a positive integer.

12. The transmitter of claim 8 , wherein the transmitter, in mapping, is further configured to:

map, by using of a map σ(k), the time-reversed first intermediate sequence to the third intermediate sequence corresponding to the conjugation of the first set of pseudo-symbols, wherein the map σ(k) is given by σ(k)=(2H−k)mod2H, and wherein k is an integer between 0 and 2H− 1 , and H is a positive integer; and

map, by using of a map t(k), the time-reversed second intermediate sequence to the fourth intermediate sequence corresponding to the negation and conjugation of the second set of pseudo-symbols, wherein the map τ(k) is given by τ(k)=τ(k+H), and wherein k is an integer between 0 and 2H−1, and H is a positive integer.

13. The transmitter of claim 8 , wherein the transmitter, in generating, is further configured to:

generate the fifth bit sequence from the third intermediate sequence by taking differences modulo 2H of consecutive entries of the third intermediate sequence and mapping 1 to 0 and mapping a value equal to 2H−1 to 1; and

generate the sixth bit sequence from the fourth intermediate sequence by taking differences modulo 2H of consecutive entries of the fourth intermediate sequence and mapping 1 to 0 and mapping a value equal to 2H−1 to 1, wherein H is a positive integer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2019
From: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
To: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., LTD.
Reel/Frame 049149/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2016
From: HUI, DENNIS; LOPEZ, MIGUEL
To: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
Reel/Frame 040995/0797 →