IP Library Granted Patent US 9,871,097
Granted Patent B2
US 9,871,097 · App. 15/320,319 · Granted Jan 16, 2018

Thin film transistor, method for manufacturing thin film transistor, and organic EL display device

Inventor: Mitsutaka Matsumoto (Kyoto, JP)
Assignee: JOLED INC.
H01L29/0607H01L29/36H01L33/508
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,871,097
App. No.
15/320,319
Granted
Jan 16, 2018
Kind
B2
Abstract

A thin film transistor includes: a gate electrode; a gate insulating layer above the gate electrode; an oxide semiconductor layer disposed above the gate insulating layer; and a source electrode and a drain electrode disposed above the oxide semiconductor layer and electrically connected to the oxide semiconductor layer, wherein metallic elements included in the oxide semiconductor layer include at least indium (In), fluorine is included in a region which is an internal region in the oxide semiconductor layer and is close to the gate insulating layer, and a fluorine concentration of the region close to the gate insulating layer in the oxide semiconductor layer is higher than a fluorine of a contact region for the source electrode or the drain electrode in the oxide semiconductor layer.

Claims (48)

1. A method for manufacturing a thin film transistor, the method comprising:

forming a gate electrode;

forming a gate insulating layer above the gate electrode;

forming an oxide semiconductor layer including fluorine above the gate insulating layer; and

forming a source electrode and a drain electrode above the oxide semiconductor layer to be electrically connected to the oxide semiconductor layer,

wherein metallic elements included in the oxide semiconductor layer include at least indium,

fluorine is included in a region which is an internal region in the oxide semiconductor layer and is close to the gate insulating layer, and

a fluorine concentration of the region close to the gate insulating layer in the oxide semiconductor layer is higher than a fluorine concentration of a contact region for the source electrode or the drain electrode in the oxide semiconductor layer.

2. The method according to claim 1 ,

wherein a fluorine concentration of the oxide semiconductor layer is higher than at least a hydrogen concentration of the oxide semiconductor layer.

3. The method according to claim 1 ,

wherein the metallic elements included in the oxide semiconductor layer further include at least one or both of gallium and zinc.

4. The method according to claim 1 ,

wherein the region including fluorine in the oxide semiconductor layer has a film thickness of at least 20 nm.

5. The method according to claim 1 ,

wherein the region including fluorine in the oxide semiconductor layer has a film thickness of at least 5 nm.

6. The method according to claim 1 ,

wherein fluorine is introduced into the oxide semiconductor layer using a gas including fluorine.

7. The method according to claim 1 ,

wherein in the region including fluorine in the oxide semiconductor layer, a fluorine concentration of a region on a side of the gate insulating layer is higher than a fluorine concentration of a region on a side opposite the gate insulating layer.

8. The method according to claim 7 ,

wherein the fluorine concentration of the region including fluorine in the oxide semiconductor layer gradually increases toward the gate insulating layer.

9. A thin film transistor comprising:

a gate electrode;

a gate insulating layer disposed above the gate electrode;

an oxide semiconductor layer disposed above the gate insulating layer; and

a source electrode and a drain electrode electrically connected to the oxide semiconductor layer,

wherein metallic elements included in the oxide semiconductor layer include at least indium,

fluorine is included in a region which is an internal region in the oxide semiconductor layer and is close to the gate insulating layer, and

a fluorine concentration of the region close to the gate insulating layer in the oxide semiconductor layer is higher than a fluorine concentration of a contact region for the source electrode or the drain electrode in the oxide semiconductor layer.

10. An organic EL display device including the thin film transistor according to claim 9 , the organic EL display device comprising:

pixels arranged in a matrix; and

organic EL elements each formed corresponding to a different one of the pixels,

wherein the thin film transistor is a driving transistor which drives the organic EL elements.

11. The thin film transistor according to claim 9 ,

wherein a fluorine concentration of the oxide semiconductor layer is higher than at least a hydrogen concentration of the oxide semiconductor layer.

12. The thin film transistor according to claim 9 ,

wherein the metallic elements included in the oxide semiconductor layer further include at least one or both of gallium and zinc.

13. The thin film transistor according to claim 9 ,

wherein the region including fluorine in the oxide semiconductor layer has a film thickness of at least 20 nm.

14. The thin film transistor according to claim 9 ,

wherein the region including fluorine in the oxide semiconductor layer has a film thickness of at least 5 nm.

15. The thin film transistor according to claim 9 , further comprising

a protective layer formed on the oxide semiconductor layer.

16. The thin film transistor according to claim 9 ,

wherein in the region including fluorine in the oxide semiconductor layer, a fluorine concentration of a region on a side of the gate insulating layer is higher than a fluorine concentration of a region on a side opposite the gate insulating layer.

17. The thin film transistor according to claim 16 ,

wherein the fluorine concentration of the region including fluorine in the oxide semiconductor layer gradually increases toward the gate insulating layer.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2016
From: MATSUMOTO, MITSUTAKA
To: JOLED INC.
Reel/Frame 040676/0532 →
Priority Claims (1)
JP 2014-127485 · Jun 20, 2014 · national
Continuity (1)
Related Publication 20170148924A1 · May 25, 2017