IP Library Granted Patent US 9,940,885
Granted Patent B2
US 9,940,885 · App. 15/333,899 · Granted Apr 10, 2018

Display device

Inventors: Takehiro Shima (Tokyo, JP); Takayuki Nakao (Tokyo, JP)
Assignee: Japan Display Inc.
G09G3/3614G02F1/133512G02F1/133553G02F1/134309G02F1/136286G09G3/3677G09G3/3696G02F1/1368G02F2001/134345G02F2201/121G02F2201/123G09G2300/0426G09G2310/08G09G2320/0271
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,940,885
App. No.
15/333,899
Granted
Apr 10, 2018
Kind
B2
Abstract

According to one embodiment, a display device includes a pixel electrode and a memory in each of pixels, a common electrode, a first drive circuit which supplies a digital signal, a second drive circuit which supplies an AC common signal to the common electrode, a storage control circuit which stores the digital signal in the memory in a storage period, and a select control circuit which selectively supplies, in a display period, to the pixel electrode, one of a display signal and a non-display signal. A frequency of the common signal in the storage period is a first frequency. The frequency of the common signal in the display period is a second frequency. The first frequency is higher than the second frequency.

Claims (54)

1. A display device comprising:

a pair of substrates having a display area in which a plurality of pixels are provided;

a liquid crystal layer sealed between the pair of substrates;

a pixel electrode provided in each of the pixels;

a common electrode which faces the pixel electrode and produces a difference in potential for driving the liquid crystal layer between the common electrode and the pixel electrode;

a signal line to which a digital signal based on image data is supplied;

a first drive circuit configured to supply the digital signal to the signal line;

a second drive circuit configured to supply an AC common signal to the common electrode;

a memory provided in each of the pixels in the display area;

a first drive line to which a display signal of an image is supplied;

a second drive line to which a non-display signal of an image is supplied;

a storage control circuit configured to store the digital signal supplied to the signal line in the memory in a storage period; and

a select control circuit configured to selectively supply, in a display period, to the pixel electrode, one of the display signal and the non-display signal, the one corresponding to the digital signal stored in the memory, wherein

a frequency of the common signal in the storage period is a first frequency,

the frequency of the common signal in the display period is a second frequency, and

the first frequency is higher than the second frequency.

2. The display device of claim 1 , wherein

the first frequency is greater than or equal to 1.5 times the second frequency.

3. The display device of claim 1 , wherein

the first frequency is greater than or equal to twice the second frequency.

4. The display device of claim 2 , wherein

the first frequency is less than or equal to five times the second frequency.

5. The display device of claim 1 , wherein

the first frequency is greater than or equal to 90 Hz.

6. The display device of claim 1 , wherein

the first frequency is greater than or equal to 120 Hz.

7. The display device of claim 5 , wherein

the first frequency is less than or equal to 300 Hz.

8. The display device of claim 1 , wherein

the select control circuit comprises:

a select signal line which is connected to one of the first drive line and the second drive line, the one corresponding to the digital signal stored in the memory; and

a switching element configured to electrically connect the select signal line and the pixel electrode or to electrically disconnect the select signal line from the pixel electrode, and

the switching element electrically disconnects the select signal line from the pixel electrode in the storage period.

9. The display device of claim 8 , wherein

when the display period transitions to the storage period, the second drive circuit decreases a potential of the common signal by a defined amount before the switching element electrically disconnects the select signal line from the pixel electrode.

10. The display device of claim 9 , wherein

after the second drive circuit decreases the potential of the common signal by the defined amount, and the switching element electrically disconnects the select signal line from the pixel electrode, the second drive circuit increases the potential of the common signal by the defined amount.

11. The display device of claim 1 , wherein

a polarity of a potential between the pixel electrode and the common electrode is periodically inverted in the display period.

12. The display device of claim 1 , wherein

the signal line extends, passing between the adjacent pixels,

at least one of the substrates comprises a light-shielding layer which blocks light, and

the light-shielding layer does not overlap the signal line between the adjacent pixels.

13. The display device of claim 1 , wherein

the substrates include a first substrate and a second substrate,

the pixel electrode is provided in the first substrate,

the first substrate comprises a reflective layer which reflects, toward the second substrate, light which has reached the first substrate from the second substrate, and

an image is displayed by the light reflected by the reflective layer.

14. The display device of claim 1 , further comprising a digital mode and an analog mode, wherein

the first drive line is the same line as the signal line,

operations of the storage period and the display period are performed in the digital mode, and

a signal based on a gradation of an image is supplied to the first drive line in the analog mode.

15. The display device of claim 1 , further comprising a capacitance line which forms a capacitance for driving the liquid crystal layer between the capacitance line and the pixel electrode, and

the second drive line is the same line as the capacitance line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2016
From: SHIMA, TAKEHIRO; NAKAO, TAKAYUKI
To: JAPAN DISPLAY INC.
Reel/Frame 040122/0286 →
Priority Claims (1)
JP 2015-212092 · Oct 28, 2015 · national
Continuity (1)
Related Publication 20170124968A1 · May 4, 2017