IP Library Granted Patent US 10,115,733
Granted Patent B2
US 10,115,733 · App. 15/345,790 · Granted Oct 30, 2018

Semiconductor memory device and method for manufacturing the same

Inventors: Yoshiaki Fukuzumi (Yokkaichi, JP); Shinya Arai (Yokkaichi, JP); Masaki Tsuji (Yokkaichi, JP); Hideaki Aochi (Yokkaichi, JP); Hiroyasu Tanaka (Yokkaichi, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L27/11582H01L27/11565H01L27/11575H01L29/42344H01L29/66833H01L29/7926
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,115,733
App. No.
15/345,790
Granted
Oct 30, 2018
Kind
B2
Abstract

A semiconductor memory device includes a connecting member including a semiconductor material, a first electrode film, a first insulating film, a stacked body and three or more semiconductor pillars. The stacked body includes second electrode films and second insulating films that alternately stacked. The semiconductor pillars are arrayed along two or more directions, extend in a stacking direction, pierce through the stacked body and the first insulating film, and are connected to the connecting member. The device includes a third insulating film provided between the semiconductor pillars and the stacked body and between the connecting member and the first electrode film. A charge storage layer is provided at least between one of the second electrode films and the third insulating film.

Claims (40)

1. A semiconductor memory device comprising:

a connecting member having a through hole;

a first insulating film provided on the connecting member;

a stacked body provided on the first insulating film, the stacked body including electrode films and second insulating films, each of the electrode films and each of the second insulating films being alternately stacked;

a semiconductor pillar extending in a stacking direction of the electrode films and the second insulating films, piercing through the stacked body and the first insulating film, the semiconductor pillar being electrically connected to the connecting member;

a third insulating film provided between the semiconductor pillar and the stacked body; and

a support portion disposed in the through-hole of the connecting member.

2. The device according to claim 1 , further comprising:

a first support film provided above the connecting member; and

a second support film provided under the connecting member,

wherein the through-hole extends in the stacking direction.

3. The device according to claim 2 , wherein the support portion, the first support film and the second support film are monolithically formed.

4. The device according to claim 1 , wherein the semiconductor pillar overlaps with the through-hole as viewed from the stacking direction.

5. The device according to claim 1 , further comprising an electrode member extending in the stacking direction, piercing through the stacked body and the first insulating film, and connected to the connecting member.

6. The device according to claim 1 , wherein the third insulating film is also provided on a lower surface of the semiconductor pillar.

7. The device according to claim 1 , wherein the third insulating film includes a silicon oxide layer and a silicon nitride layer.

8. A semiconductor memory device comprising:

a connecting member having a through hole;

a first insulating film provided on the connecting member;

a stacked body provided on the first insulating film, the stacked body including electrode films and second insulating films, each of the electrode films and each of the second insulating films being alternately stacked;

a semiconductor pillar extending in a stacking direction of the electrode films and the second insulating films, and piercing through the stacked body and the first insulating film;

a third insulating film provided between the semiconductor pillar and the stacked body; and

a support portion disposed in the through-hole of the connecting member,

wherein the semiconductor pillar pierces through the connecting member.

9. A semiconductor memory device comprising:

a connecting member having a through hole;

a first insulating film provided on the connecting member;

a support portion disposed in the through-hole of the connecting member;

a stacked body provided on the first insulating film, the stacked body including electrode films and second insulating films, each of the electrode films and each of the second insulating films being alternately stacked;

a semiconductor pillar extending in a stacking direction of the electrode films and the second insulating films, piercing through the stacked body and the first insulating film, and electrically connected to the connecting member; and

a third insulating film provided between the semiconductor pillar and the stacked body and provided on a lower surface of the semiconductor pillar.

10. The device according to claim 9 , wherein the third insulating film includes a silicon oxide layer and a silicon nitride layer.

11. The device according to claim 9 , wherein the through-hole extends in the stacking direction.

12. The device according to claim 11 , further comprising:

a first support film provided above the connecting member; and

a second support film provided under the connecting member,

wherein the support portion, the first support film and the second support film are monolithically formed.

13. The device according to claim 9 , wherein the semiconductor pillar overlaps with the through-hole as viewed from the stacking direction.

14. The device according to claim 9 , further comprising an electrode member extending in the stacking direction, piercing through the stacked body and the first insulating film, and connected to the connecting member.

15. The device according to claim 9 , wherein the semiconductor pillar pierces through the connecting member.

Assignments (4)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043355/0058 →
Priority Claims (1)
JP 2014-021747 · Feb 6, 2014 · national
Continuity (2)
Continuation 14614588 · Feb 5, 2015
Related Publication 20170053935A1 · Feb 23, 2017
Cited By (1)
US 12,232,320