IP Library Patent Application 15347286
Patent Application
App. No. 15/347,286

System and Method of Crosstalk Mitigation in Microstrip Serial Links in a Printed Circuit Board

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
15/347,286
Abstract

A printed circuit board includes a core layer having a thickness (H) and a microstrip trace pair on a top surface of the core layer. The microstrip trace pair communicates serial data at a data transfer rate. A separation (S1) between a first trace of the microstrip trace pair and a second trace of the microstrip trace pair is defined as S 1 =XH, where X is less than or equal to 5. The data transfer rate is greater than or equal to 16 gigabits per second (Gbps).

Claims (28)

1 . A printed circuit board, comprising:

a core layer having a thickness (H); and

a first microstrip trace pair on a top surface of the core layer, the first microstrip trace pair to communicate first serial data at a data transfer rate, wherein a first separation (S1) between a first trace of the first microstrip trace pair and a second trace of the first microstrip trace pair is defined as S 1 =XH, where X is less than or equal to 5, and the data transfer rate is greater than or equal to 16 gigabits per second (Gbps).

2 . The printed circuit board of claim 1 , further comprising:

a second microstrip trace pair on the top surface of the core layer, the second microstrip trace pair to communicate second serial data at the data transfer rate, wherein a second trace separation between a first trace of the second microstrip trace pair and a second trace of the second microstrip trace pair is equal to S 1 , and a third trace separation (S 2 ) between the first trace of the first microstrip trace pair and the first trace of the second microstrip trace pair is defined as S 2 =YH, where Y is less than or equal to 10.

3 . The printed circuit board of claim 2 , wherein Y is equal to 5.

4 . The printed circuit board of claim 3 , wherein H is equal to 3 mils or more.

5 . The printed circuit board of claim 3 , wherein the data transfer rate is greater than or equal to 25 Gbps, X is equal to 0.5, and H is greater than or equal to 6 mils.

6 . The printed circuit board of claim 5 , wherein the data transfer rate is 32 Gbps.

7 . The printed circuit board of claim 2 , wherein Y is equal to 10.

8 . The printed circuit board of claim 7 , wherein H is greater than or equal to 3 mils.

9 . The printed circuit board of claim 7 , wherein the data transfer rate is 25 Gbps or higher, and X is less than or equal to 2.0.

10 . The printed circuit board of claim 9 , wherein the data transfer rate is 32 Gbps, X is equal to 0.5, and H is greater than or equal to 6 mils.

11 . A method comprising:

providing a core layer of a printed circuit board, the core layer having a thickness (H); and

providing a first microstrip trace pair on a top surface of the core layer, the first microstrip trace pair to communicate first serial data at a data transfer rate, wherein a first separation (S1) between a first trace of the first microstrip trace pair and a second trace of the first microstrip trace pair is defined as S 1 =XH, where X is less than or equal to 5, and the data transfer rate is greater than or equal to 16 gigabits per second (Gbps).

12 . The method of claim 11 , further comprising:

providing a second microstrip trace pair on the top surface of the core layer, the second microstrip trace pair to communicate second serial data at the data transfer rate, wherein a second trace separation between a first trace of the second microstrip trace pair and a second trace of the second microstrip trace pair is equal to S 1 , and a third trace separation (S 2 ) between the first trace of the first microstrip trace pair and the first trace of the second microstrip trace pair is defined as S 2 =YH, where Y is less than or equal to 10.

13 . The method of claim 12 , wherein Y is equal to 5.

14 . The method of claim 13 , wherein H is equal to 3 mils or more.

15 . The method of claim 13 , wherein the data transfer rate is greater than or equal to 25 Gbps, X is equal to 0.5, and H is greater than or equal to 6 mils.

16 . The method of claim 12 , wherein Y is equal to 10.

17 . The method of claim 16 , wherein H is greater than or equal to 3 mils.

18 . The method of claim 16 , wherein the data transfer rate is 25 Gbps or higher, and X is less than or equal to 2.0.

19 . The method of claim 18 , wherein the data transfer rate is 32 Gbps, X is equal to 0.5, and H is greater than or equal to 6 mils.

20 . A non-transitory computer readable medium including code for performing a method, the method comprising:

providing a core layer of a printed circuit board, the core layer having a thickness (H); and

providing a first microstrip trace pair on a top surface of the core layer, the first microstrip trace pair to communicate first serial data at a data transfer rate, wherein a first separation (S1) between a first trace of the first microstrip trace pair and a second trace of the first microstrip trace pair is defined as S 1 =XH, where X is less than or equal to 5, and the data transfer rate is greater than or equal to 16 gigabits per second (Gbps).

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (041829/0873) Recorded Apr 26, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MOZY, INC.); DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO WYSE TECHNOLOGY L.L.C.)
Reel/Frame 059803/0724 →
RELEASE OF SECURITY INTEREST AT REEL 041808 FRAME 0516 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL INTERNATIONAL, L.L.C.; DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; MOZY, INC.; WYSE TECHNOLOGY L.L.C.
Reel/Frame 058297/0573 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
PATENT SECURITY INTEREST (NOTES) Recorded Feb 28, 2017
From: DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; MOZY, INC.; WYSE TECHNOLOGY L.L.C.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 041829/0873 →
PATENT SECURITY INTEREST (CREDIT) Recorded Feb 24, 2017
From: DELL INTERNATIONAL, L.L.C.; DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; MOZY, INC.; WYSE TECHNOLOGY L.L.C.
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 041808/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2016
From: LIAO, CHUN-LIN; CHEN, CHING-HUEI; MUTNURY, BHYRAV M.; CHENG, CHI-HSUAN
To: DELL PRODUCTS, LP
Reel/Frame 040670/0724 →