IP Library Granted Patent US 9,899,586
Granted Patent B2
US 9,899,586 · App. 15/353,687 · Granted Feb 20, 2018

Optoelectronic device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,899,586
App. No.
15/353,687
Granted
Feb 20, 2018
Kind
B2
Abstract

A method for producing an optoelectronic device comprises steps for providing a package with a first surface and a second surface, wherein an electrically conductive chip carrier is embedded in the package and is accessible at the first surface and at the second surface, and for applying an insulation layer on the second surface of the package by means of aerosol deposition.

Claims (31)

1. An optoelectronic device comprising:

a package with a first surface and a second surface,

wherein an electrically conductive chip carrier is embedded in the package and is accessible at least in places at the first surface,

wherein the electrically conductive chip carrier is electrically contactable from outside at the second surface,

wherein an optoelectronic semiconductor chip is arranged on the first surface of the package,

wherein an electrically conductive connection arises between the optoelectronic semiconductor chip and the chip carrier,

wherein a ceramic insulation layer is arranged on the second surface of the package, and

wherein the insulation layer has a thickness of between 1 μm and 20 μm.

2. The optoelectronic device according to claim 1 , wherein the chip carrier is a leadframe,

wherein the package consists in part of an electrically insulating material, and

wherein the chip carrier is enclosed by the package on at least two sides of the chip carrier.

3. The optoelectronic device according to claim 1 , wherein a metallization is arranged on portions of the insulation layer and of the second surface.

4. The optoelectronic device according to claim 1 , wherein a first area portion of the metallization is in electrically conductive connection with the chip carrier,

wherein a second area portion of the metallization is insulated relative to the chip carrier by the insulation layer, and

wherein the first area portion and the second area portion are insulated electrically relative to one another.

5. The optoelectronic device according to claim 1 , wherein an electrically conductive contact is embedded in the package and is electrically contactable at the first surface and at the second surface,

wherein an electrically conductive connection arises between the optoelectronic semiconductor chip and the contact, and

wherein a third area portion of the metallization is in electrically conductive connection with the contact.

6. The optoelectronic device according to claim 1 , wherein a recess is formed at the first surface of the package, and

wherein the optoelectronic semiconductor chip is arranged at the base of the recess.

7. The optoelectronic device according to claim 1 , wherein the insulation layer comprises Al 2 O 3 .

8. The optoelectronic device according to claim 1 , wherein the insulation layer is applied by means of aerosol deposition and the thermal resistance of the optoelectronic device is increased by at most 0.2 K/W by the insulation layer.

9. The optoelectronic device according to claim 8 , wherein the insulation layer has a thickness of between 1 μm and 10 μm.

10. An optoelectronic device comprising:

a package with a first surface and a second surface,

wherein an electrically conductive chip carrier is embedded in the package and is accessible at least in places at the first surface,

wherein the electrically conductive chip carrier is electrically contactable from outside at the second surface,

wherein an optoelectronic semiconductor chip is arranged on the first surface of the package,

wherein an electrically conductive connection arises between the optoelectronic semiconductor chip and the chip carrier,

wherein a ceramic insulation layer is arranged on the second surface of the package, and

wherein the insulation layer is applied by means of aerosol deposition and the thermal resistance of the optoelectronic device is increased by at most 0.2 K/W by the insulation layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2020
From: OSRAM OPTO SEMICONDUCTORS GMBH
To: OSRAM OLED GMBH
Reel/Frame 051467/0906 →