IP Library Granted Patent US 9,935,096
Granted Patent B2
US 9,935,096 · App. 15/370,878 · Granted Apr 3, 2018

Electrostatic protection circuit, semiconductor integrated circuit device, and electronic device

Inventor: Masuhide Ikeda (Matsumoto, JP)
Assignee: SEIKO EPSON CORPORATION
H01L27/0248H01L27/0251H01L27/0635H01L29/742H01L29/7408H01L29/7412
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,935,096
App. No.
15/370,878
Granted
Apr 3, 2018
Kind
B2
Abstract

Provided is an electrostatic protection circuit that has little leakage current under normal operation and allows a trigger voltage to be set comparatively freely, without requiring a special process step. This electrostatic protection circuit is provided with a series circuit including a transistor, a predetermined number of diodes and an impedance element that are connected in series between the first node and the second node, and a discharge circuit configured to send current from the first node to the second node following an increase in a potential difference that occurs between both ends of the impedance element, when the first node reaches a higher potential than the second node and current flows through the series circuit. The predetermined number of diodes are connected between the source and the back gate of the transistor.

Claims (16)

1. An electrostatic protection circuit configured to be connected to a first power supply terminal via a first power supply node and connected to a second power supply terminal via a second power supply node, the electrostatic protection circuit comprising:

a series circuit including a transistor, a predetermined number of diodes and an impedance element that are connected in series between the first power supply node and the second power supply node, at least the predetermined number of diodes being connected between a source and a back gate of the transistor; and

a discharge circuit configured to send current from the first power supply node to the second power supply node following an increase in a potential difference that occurs between both ends of the impedance element, when the first power supply node reaches a higher potential than the second power supply node and current flows through the series circuit.

2. The electrostatic protection circuit according to claim 1 , wherein the transistor is constituted by an N-channel transistor, and the back gate of the transistor is connected to the second power supply node.

3. The electrostatic protection circuit according to claim 1 , wherein the transistor is constituted by a P-channel transistor, and the back gate of the transistor is connected to the first power supply node.

4. The electrostatic protection circuit according to claim 2 , wherein the predetermined number of diodes are constituted by a plurality of diodes connected in series in a forward direction toward the second power supply node from the source of the transistor.

5. The electrostatic protection circuit according to claim 3 , wherein the predetermined number of diodes are constituted by a plurality of diodes connected in series in a forward direction toward the source of the transistor from the first power supply node.

6. The electrostatic protection circuit according to claim 2 , wherein the impedance element is connected between the predetermined number of diodes and the second power supply node.

7. The electrostatic protection circuit according to claim 2 , wherein the impedance element is connected between the N-channel transistor and the first power supply node.

8. The electrostatic protection circuit according to claim 3 , wherein the impedance element is connected between the P-channel transistor and the second power supply node.

9. The electrostatic protection circuit according to claim 3 , wherein the impedance element is connected between the predetermined number of diodes and the first power supply node.

10. The electrostatic protection circuit according to claim 1 , wherein the discharge circuit includes a thyristor connected between the first power supply node and the second power supply node, and a second transistor configured to change the thyristor to a conduction state following an increase in the potential difference that occurs between both ends of the impedance element.

11. A semiconductor integrated circuit device comprising the electrostatic protection circuit according to claim 1 .

12. A semiconductor integrated circuit device comprising the electrostatic protection circuit according to claim 10 .

13. An electronic device comprising the semiconductor integrated circuit device according to claim 11 .

14. An electronic device comprising the semiconductor integrated circuit device according to claim 12 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 1, 2024
From: SEIKO EPSON CORPORATION
To: CRYSTAL LEAP ZRT
Reel/Frame 066162/0434 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2016
From: IKEDA, MASUHIDE
To: SEIKO EPSON CORPORATION
Reel/Frame 040539/0840 →
Priority Claims (1)
JP 2015-244928 · Dec 16, 2015 · national
Continuity (1)
Related Publication 20170179106A1 · Jun 22, 2017