IP Library Granted Patent US 10,083,796
Granted Patent B2
US 10,083,796 · App. 15/380,346 · Granted Sep 25, 2018

Multi-layer ceramic capacitor and method of producing the same

Inventors: Yoichi Kato (Tokyo, JP); Kotaro Mizuno (Tokyo, JP); Yukihiro Konishi (Tokyo, JP)
Assignee: Taiyo Yuden Co., Ltd.
H01G4/30H01G4/005H01G4/1227H01G4/232H01G4/2325H01G4/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,083,796
App. No.
15/380,346
Granted
Sep 25, 2018
Kind
B2
Abstract

A multi-layer ceramic capacitor includes a multi-layer unit, side margins, and bonding units. The multi-layer unit includes ceramic layers laminated in a first direction and internal electrodes disposed between the ceramic layers. The side margins cover the multi-layer unit from a second direction orthogonal to the first direction. The bonding units are each disposed between the multi-layer unit and each of the side margins and have higher silicon content than the ceramic layers and the side margins.

Claims (22)

1. A multi-layer ceramic capacitor, comprising:

a multi-layer unit that includes

ceramic layers laminated in a first direction, and

internal electrodes disposed between the ceramic layers;

side margins that cover side surfaces of the multi-layer unit from a second direction orthogonal to the first direction; and

bonding units that are each disposed between the multi-layer unit and each of the side margins and have higher silicon content than the ceramic layers and the side margins,

wherein the bonding units cover entire areas of the side surfaces of the multi-layer unit covered by the side margins.

2. The multi-layer ceramic capacitor according to claim 1 , wherein

each of the bonding units has a thickness of 0.5 μm or more and 5 μm or less.

3. The multi-layer ceramic capacitor according to claim 1 , wherein

the bonding units include glass phases containing silicon, the glass phases being unevenly distributed.

4. The multi-layer ceramic capacitor according to claim 3 , wherein

the glass phases contain at least one of barium, manganese, magnesium, boron, vanadium, holmium, aluminum, calcium, zinc, potassium, tin, and zirconium.

5. The multi-layer ceramic capacitor according to claim 4 , wherein

the ceramic layers are polycrystals having a Perovskite structure containing barium and titanium, and

the glass phases contain barium.

6. A method of producing a multi-layer ceramic capacitor, comprising:

preparing an unsintered multi-layer chip that includes ceramic layers laminated in a first direction and internal electrodes disposed between the ceramic layers;

producing a body by providing side margins to side surfaces of the multi-layer chip via bonding units, the side surfaces being oriented in a second direction orthogonal to the first direction, the bonding units having higher silicon content than the ceramic layers and the side margins and covering entire areas of the side surfaces of the multi-layer chip; and

sintering the body.

7. The method of producing a multi-layer ceramic capacitor according to claim 6 , wherein

the sintering the body includes generating molten phases in the bonding units, the molten phases containing silicon.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2017
From: KATO, YOICHI; MIZUNO, KOTARO; KONISHI, YUKIHIRO
To: TAIYO YUDEN CO., LTD.
Reel/Frame 041008/0373 →
Priority Claims (1)
JP 2015-243881 · Dec 15, 2015 · national
Continuity (1)
Related Publication 20170169952A1 · Jun 15, 2017
Cited By (1)
US 12,315,677