IP Library Patent Application 15384590
Patent Application
App. No. 15/384,590

PIXEL CIRCUIT OF ACTIVE-MATRIX LIGHT-EMITTING DIODE AND DISPLAY PANEL HAVING THE SAME

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
15/384,590
Abstract

A display includes a pixel circuit. The pixel circuit includes a light emitting diode, a first transistor, a second transistor and a third transistor. The first transistor includes a first semiconductor layer. The first transistor has a first control terminal, a second terminal, and a third terminal electrically connected to the light emitting diode. The second transistor includes a second semiconductor layer, and is electrically connected to the third terminal. The third transistor is electrically connected to the first control terminal. A material of the first semiconductor layer is different from a material of the second semiconductor layer.

Claims (28)

1 . A display comprising:

a pixel circuit, comprising:

a light emitting diode;

a first transistor comprising a first semiconductor layer, the first transistor having a first control terminal, a second terminal and a third terminal, wherein the third terminal is electrically connected to the light emitting diode;

a second transistor comprising a second semiconductor layer, the second transistor being electrically connected to the third terminal; and

a third transistor electrically connected to the first control terminal,

wherein a material of the first semiconductor layer is different from a material of the second semiconductor layer.

2 . The display of claim 1 , wherein the first semiconductor layer is an oxide semiconductor layer, and wherein the second semiconductor layer is a silicon semiconductor layer.

3 . The display of claim 2 , wherein the third transistor comprises a third semiconductor layer, and the third semiconductor layer is an oxide semiconductor layer.

4 . The display of claim 2 , wherein the third transistor comprises a third semiconductor layer, and the third semiconductor layer is a silicon semiconductor layer.

5 . The display of claim 1 , wherein the first semiconductor layer comprises a silicon semiconductor layer, and the second semiconductor layer comprises an oxide semiconductor layer.

6 . The display of claim 5 , wherein the third transistor comprises a third semiconductor layer, and the third semiconductor layer is an oxide semiconductor layer.

7 . The pixel circuit of claim 5 , wherein the third transistor comprises a third semiconductor layer, and the third semiconductor layer is a silicon semiconductor layer.

8 . The display of claim 1 , wherein the second transistor further comprises a first gate electrode overlapped with the second semiconductor layer and a second gate electrode overlapped with the second semiconductor layer.

9 . A display comprising:

a pixel circuit, comprising:

a light emitting diode;

a first transistor having a first control terminal, a second terminal and a third terminal, wherein the third terminal is electrically connected to the light emitting diode;

a second transistor comprising a second semiconductor layer, the second transistor being electrically connected to the third terminal; and

a third transistor comprising a third semiconductor layer, the third transistor being electrically connected to the first control terminal,

wherein a material of the second semiconductor layer is different from a material of the third semiconductor layer.

10 . The display of claim 9 , wherein the second semiconductor layer is a silicon semiconductor layer, and wherein the third semiconductor layer is an oxide semiconductor layer.

11 . The display of claim 10 , wherein the first transistor comprises a first semiconductor layer, and the first semiconductor layer is an oxide semiconductor layer.

12 . The display of claim 10 , wherein the first transistor comprises a first semiconductor layer, and the first semiconductor layer is a silicon semiconductor layer.

13 . The display of claim 9 , wherein the second semiconductor layer is an oxide semiconductor layer, and the third semiconductor layer is a silicon semiconductor layer.

14 . The display of claim 13 , wherein the first transistor comprises a first semiconductor layer, and the first semiconductor layer is an oxide semiconductor layer.

15 . The pixel circuit of claim 13 , wherein the first transistor comprises a first semiconductor layer, and the first semiconductor layer is a silicon semiconductor layer.

16 . The display of claim 9 , wherein the second transistor further comprises a first gate electrode overlapped with the second semiconductor layer and a second gate electrode overlapped with the second semiconductor layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2016
From: LEE, KUANFENG; KUO, KUNG-CHEN; CHEN, LIEN-HSIANG; TSAI, YU-SHENG
To: INNOLUX CORPORATION
Reel/Frame 040687/0042 →