IP Library Granted Patent US 9,783,414
Granted Patent B2
US 9,783,414 · App. 15/386,014 · Granted Oct 10, 2017

Forming semiconductor structure with device layers and TRL

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,783,414
App. No.
15/386,014
Granted
Oct 10, 2017
Kind
B2
Abstract

A semiconductor wafer is formed with a first device layer having active devices. A handle wafer having a trap rich layer is bonded to a top surface of the semiconductor wafer. A second device layer having a MEMS device or acoustic filter device is formed on a bottom surface of the semiconductor wafer. The second device layer is formed either by monolithic fabrication processes or layer-transfer processes.

Claims (43)

1. A method for forming an integrated circuit chip, the method comprising:

providing a semiconductor wafer;

forming active devices on the semiconductor wafer, thereby forming a first device layer;

bonding a handle wafer on a top surface of the semiconductor wafer, the handle wafer having a trap rich layer bonded to the top surface of the semiconductor wafer;

inverting the semiconductor wafer;

removing a first portion of a substrate on a back side of the semiconductor wafer; and

forming a second device layer having an acoustic filter device therein onto the back side of the substrate after removing the first portion.

2. The method of claim 1 , further comprising:

before forming the second device layer, forming a cavity in a second portion of the substrate; and

when forming the second device layer, forming the acoustic filter device in alignment with the cavity.

3. The method of claim 1 , wherein:

the forming of the second device layer further comprises monolithically building the second device layer onto a second portion of the substrate.

4. The method of claim 1 , wherein:

the forming of the second device layer further comprises forming the second device layer in and on a second semiconductor wafer, and layer transferring the second device layer onto the second portion of the substrate.

5. The method of claim 1 , wherein forming the second device layer comprises:

monolithically building the second device layer onto the backside of the semiconductor wafer.

6. A method comprising:

providing a first semiconductor wafer;

forming a first device layer on the first semiconductor wafer, the first device layer having active devices;

bonding a second semiconductor wafer onto the first semiconductor wafer above the first device layer, the second semiconductor wafer having a trap rich layer bonded to a top side of the first semiconductor wafer; and

forming a second device layer below the first device layer, wherein the second device layer has a MEMS device.

7. The method of claim 6 , wherein:

the MEMS device comprises an acoustic device.

8. The method of claim 6 , wherein:

the MEMS device comprises an acoustic filter.

9. The method of claim 6 , wherein:

the forming of the second device layer further comprises monolithically building the second device layer below the first device layer.

10. The method of claim 6 , further comprising:

forming a cavity in an insulator layer of the first semiconductor wafer below the first device layer, the cavity being aligned with the MEMS device, and wherein the insulator layer is between the first device layer and a backside of the first semiconductor wafer.

11. The method of claim 6 , wherein:

the forming of the second device layer further comprises forming the second device layer in and on a third semiconductor wafer, and layer transferring the second device layer onto the first semiconductor wafer.

12. The method of claim 11 , further comprising:

forming a cavity in an insulator layer of the semiconductor wafer below the first device layer, and wherein the insulator layer is between the first device layer and a backside of the first semiconductor wafer; and

before layer transferring the second device layer onto the first semiconductor wafer, aligning the cavity with the MEMS device.

13. A method comprising:

forming a first device layer having a plurality of active devices on a semiconductor wafer;

bonding a handle wafer having a trap rich layer onto a top surface of the semiconductor wafer and over the first device layer;

inverting the semiconductor wafer after bonding the handle wafer;

removing, at least partially, a substrate on a backside of the semiconductor wafer; and

forming a second device layer on the backside of the semiconductor wafer, the second device layer having an acoustic filter device.

14. The method of claim 13 , further comprising:

before forming the second device layer, forming a cavity in the backside of the semiconductor wafer; and

when forming the second device layer, forming the acoustic filter device in alignment with the cavity.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2017
From: STUBER, MICHAEL A.
To: IO SEMICONDUCTOR INCORPORATED
Reel/Frame 040868/0608 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2017
From: QUALCOMM SWITCH CORP.
To: QUALCOMM INCORPORATED
Reel/Frame 040868/0806 →
CHANGE OF NAME Recorded Jan 6, 2017
From: IO SEMICONDUCTOR INCORPORATED
To: SILANNA SEMICONDUCTOR U.S.A., INC.
Reel/Frame 041291/0892 →
CHANGE OF NAME Recorded Jan 6, 2017
From: SILANNA SEMICONDUCTOR U.S.A., INC.
To: QUALCOMM SWITCH CORP.
Reel/Frame 041292/0371 →