IP Library Granted Patent US 10,109,484
Granted Patent B2
US 10,109,484 · App. 15/390,901 · Granted Oct 23, 2018

Method for producing nanocrystals with controlled dimensions and density

Inventors: Yann Almadori (Meylan, FR); Jean-Charles Barbe (Izeron, FR); Lukasz Borowik (Sassenage, FR)
Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
H01L21/02694H01L21/02381H01L21/02488H01L21/02532H01L21/02598H01L21/02601H01L21/02664H01L21/26506H01L21/324
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,109,484
App. No.
15/390,901
Granted
Oct 23, 2018
Kind
B2
Abstract

Method for producing nanocrystals of semiconductor, comprising at least: ion bombardment of a thin layer of semiconductor arranged on at least one dielectric layer, achieving at least one among an implantation of ions of at least one chemical element of rare gas type and an implantation of ions of at least one semiconductor element of same nature as that of the thin layer, in at least one part of the thickness of the thin layer; annealing of the thin layer achieving a dewetting of the semiconductor of the thin layer and forming, on the dielectric layer, nanocrystals of semiconductor.

Claims (10)

1. Method for producing nanocrystals of semiconductor, comprising at least:

ion bombardment of a thin layer of semiconductor arranged on at least one dielectric layer, achieving at least one among an implantation of ions of at least one chemical element of rare gas type and an implantation of ions of at least one semiconductor element of same nature as that of the thin layer, in at least one part of the thickness of the thin layer;

annealing of the thin layer achieving a dewetting of the semiconductor of the thin layer and forming, on the dielectric layer, nanocrystals of semiconductor.

2. Method according to claim 1 , in which the duration during which the ion bombardment is implemented is a function of the energy with which the ions are implanted, the desired dimensions of the nanocrystals of semiconductor and the desired distribution surface density of the nanocrystals of semiconductor on the dielectric layer.

3. Method according to claim 1 , in which the ion bombardment is implemented under a pressure less than or equal to around 10 −7 Pa.

4. Method according to claim 1 , in which the thickness of the thin layer is between around 1 nm and 100 nm.

5. Method according to claim 1 , in which the semiconductor is monocrystalline silicon or monocrystalline silicon-germanium.

6. Method according to claim 1 , in which the annealing is implemented at a temperature between around 700° C. and 1000° C.

7. Method according to claim 1 , in which the ion bombardment and the annealing are implemented in an enclosure capable of carrying out the annealing at a temperature between around 700° C. and 1000° C. and under controlled atmosphere.

8. Method according to claim 7 , in which the ion bombardment and the annealing are implemented in an ultra-vacuum enclosure of an atomic force microscope.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2017
From: ALMADORI, YANN; BARBE, JEAN-CHARLES; BOROWIK, LUKASZ
To: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
Reel/Frame 041129/0057 →
Priority Claims (1)
FR 15 63394 · Dec 28, 2015 · national
Continuity (1)
Related Publication 20170186612A1 · Jun 29, 2017