IP Library Granted Patent US 10,949,098
Granted Patent B2
US 10,949,098 · App. 15/428,826 · Granted Mar 16, 2021

Method and apparatus for providing increased storage capacity

Inventors: Roger Levinson (Los Gatos, CA); Giovanni Coglitore (Saratoga, CA); Mario J. Paniccia (Santa Clara, CA)
Assignee: R-STOR INC.
G06F3/0619G06F3/065G06F3/068G06F3/0631G06F11/167G06F11/1654G06F13/4022
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,949,098
App. No.
15/428,826
Granted
Mar 16, 2021
Kind
B2
Abstract

Certain embodiments may relate to providing increased storage capacity. For instance, a memory storage device may include a motherboard with an external communication interface. The memory storage device may also include a multiple solid-state drives coupled to the motherboard in communication with the external communication interface. Each of the plurality of solid-state drives may include a respective storage controller to manage the distribution of data during a write or read operation to a combination of a primary storage allocation and a redundant storage allocation. The redundant storage allocation may be included in the combination in response to detecting an error condition associated with at least a portion of the primary storage allocation.

Claims (32)

1. A memory storage device, comprising:

a motherboard with an external communication interface; and

a plurality of solid-state drives coupled to the motherboard in communication with the external communication interface,

wherein each of the plurality of solid-state drives includes a respective storage controller configured to manage the distribution of data during a write operation to a combination of a primary storage allocation and a redundant storage allocation in each of the plurality of solid-state drives, and configured to detect an error condition associated with at least a portion of a primary storage allocation of a first solid-state drive of the plurality of solid-state drives,

wherein prior to the error condition being detected, a copy of the data from at least the portion of the primary storage allocation of the first solid-state drive is stored in a second redundant storage allocation of a second solid-state drive of the plurality of solid-state drives, and

wherein, in response to detecting an error condition associated with the at least one portion of the primary storage allocation, the controller is configured to retrieve the copy of the data from the second redundant storage allocation.

2. The memory storage device according to claim 1 , wherein when the error condition is detected, an address of at least the portion of the primary storage allocation associated with the error condition is remapped to the redundant storage allocation.

3. The memory storage device according to claim 1 , wherein the error condition is detected by interrogating at least the portion of the primary storage allocation associated with the error condition, and wherein the interrogation includes determining if data was successfully written to at least the portion of the primary storage allocation associated with the error condition.

4. The memory storage device according to claim 1 , further comprising a plurality of indicators associated with each of the plurality of solid-state drives, wherein the plurality of indicators indicate an operating state of each of the plurality of solid-state drives.

5. The memory storage device according to claim 1 , wherein the plurality of solid-state drives are connected in rows on a first side of the motherboard and a second side of the motherboard by a plurality of connectors, and wherein the plurality of connectors are connected along an edge of the first side of the motherboard and connected along an edge of the second side of the motherboard opposite the first edge.

6. The memory storage device according to claim 1 , wherein the motherboard comprises a switch configured to receive data in accordance with a first bus standard, and to output the data received at the switch in accordance with the first bus standard as data in accordance with a second bus standard.

7. A method for increasing storage capacity, comprising:

receiving data from an internal or external source;

managing the distribution of the data received from the internal or external source during a write operation to a combination of a primary storage allocation and a redundant storage allocation in each of a plurality of solid-state drives;

detecting an error condition associated with at least a portion of a primary storage allocation of a first solid-state drive of the plurality of solid state drives;

storing, prior to an error condition being detected, a copy of the data from at least the portion of the primary storage allocation of the first solid-state drive in a second redundant storage allocation of detected second solid-state drive of the plurality of solid-state drives; and

in response to detecting an error condition associated with the at least one portion of the primary storage allocation, retrieving the copy of the data from the second redundant storage allocation.

8. The method according to claim 7 , further comprising, when the error condition is detected, remapping an address of at least the portion of the primary storage allocation associated with the error condition to the redundant storage allocation.

9. The method according to claim 7 , further comprising interrogating at least the portion of the primary storage allocation associated with the error condition, wherein the interrogation includes determining if data was successfully written to at least the portion of the primary storage allocation associated with the error condition.

10. The method according to claim 7 , wherein the plurality of solid-state drives includes a plurality of indicators, and wherein the plurality of indicators indicate an operating state of each of the plurality of solid-state drives.

11. The method according to claim 7 , further comprising connecting the plurality of solid-state drives to a motherboard in rows on a first side of the motherboard and a second side of the motherboard, wherein the plurality of solid-state drives are connected to the motherboard by a plurality of connectors that are connected along an edge of the first side of the motherboard and connected along an edge of the second side of the motherboard opposite the first edge.

12. A memory storage device, comprising:

a motherboard with an external communication interface; and

a plurality of solid-state drives coupled to the motherboard in communication with the external communication interface,

wherein each of the plurality of solid-state drives includes a respective storage controller configured to manage the distribution of data during a read operation from a combination of a primary storage allocation and a redundant storage allocation in each of the plurality of solid-state drives, and configured to detect an error condition associated with at least a portion of a primary storage allocation of a first solid-state drive of the plurality of solid-state drives,

wherein prior to the error condition being detected, a copy of the data from at least the portion of the primary storage allocation of the first solid-state drive is stored in a second redundant storage allocation of a second solid-state drive of the plurality of solid state drives, and

wherein, in response to detecting an error condition associated with the at least one portion of the primary storage allocation, the controller is configured to retrieve the copy of the data from the second redundant storage allocation.

13. The memory storage device according to claim 12 , wherein when the error condition is detected, an address of at least the portion of the primary storage allocation associated with the error condition is remapped to the redundant storage allocation.

14. The memory storage device according to claim 12 , wherein the error condition is detected by interrogating at least the portion of the primary storage allocation associated with the error condition, and wherein the interrogation includes determining if data was successfully read from at least the portion of the primary storage allocation associated with the error condition.

15. The memory storage device according to claim 12 , further comprising a plurality of indicators associated with each of the plurality of solid-state drives, wherein the plurality of indicators indicate an operating state of each of the plurality of solid-state drives.

16. The memory storage device according to claim 12 , wherein the plurality of solid-state drives are connected in rows on a first side of the motherboard and a second side of the motherboard by a plurality of connectors, and wherein the plurality of connectors are connected along an edge of the first side of the motherboard and connected along an edge of the second side of the motherboard opposite the first edge.

17. The memory storage device according to claim 12 , wherein the motherboard comprises a switch configured to receive data in accordance with a first bus standard, and to output the data received at the switch in accordance with the first bus standard as data in accordance with a second bus standard.

Assignments (3)
SECURITY INTEREST Recorded Apr 8, 2026
From: WASABI TECHNOLOGIES LLC
To: BAIN CAPITAL CREDIT, LP AS AGENT FOR THE LENDERS
Reel/Frame 074307/0425 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2023
From: R-STOR, INC.
To: SEAGATE TECHNOLOGY LLC
Reel/Frame 064642/0782 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2017
From: LEVINSON, ROGER; COGLITORE, GIOVANNI; PANICCIA, MARIO J.
To: R-STOR INC.
Reel/Frame 042140/0308 →
Continuity (2)
Provisional Application 62293578 · Feb 10, 2016
Related Publication 20170228179A1 · Aug 10, 2017
Cited By (1)
US 12,591,383