IP Library Granted Patent US 10,785,118
Granted Patent B2
US 10,785,118 · App. 15/440,932 · Granted Sep 22, 2020

Systems and methods for network topology validation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,785,118
App. No.
15/440,932
Granted
Sep 22, 2020
Kind
B2
Abstract

An information handling system may include a processor and a memory coupled to the processor, the memory having program instructions stored thereon that, upon execution by the processor, cause the processor to determine a topology of connectivity of various components of a system comprising multiple information handling system chassis and apply validation rules to the topology to validate the topology.

Claims (25)

1. An information handling system comprising:

a processor; and

a memory coupled to the processor, the memory having program instructions stored thereon that, upon execution by the processor, cause the processor to:

determine a topology of physical network cabling providing connectivity of various components of a system comprising multiple information handling system chassis; and

apply validation rules to the topology to validate the topology, wherein the validation rules include at least one rule based on characteristics of one or more switches integral to the system, wherein the characteristics include respective switch types for the switches and are determined based on a correlation between information received via multicast dynamic name service (mDNS) advertisements and information received via link-layer discovery protocol (LLDP) payloads, and wherein the at least one rule ensures that a plurality of switches integral to a chassis of the system are of the same switch type.

2. The information handling system of claim 1 , the instructions for further causing the processor to generate an indication to a graphical display indicative of violations of the validation rules.

3. The information handling system of claim 1 , wherein the at least one rule ensures that for a first switch of a first chassis of the system coupled to a second switch of a second chassis of the system, that the first switch and second switch are disposed in a particular respective slot of each of the first chassis and the second chassis.

4. The information handling system of claim 1 , wherein the validation rules comprise at least one rule based on characteristics of at least one information handling system chassis of the system.

5. The information handling system of claim 4 , wherein the at least one rule ensures that for a first component of the system coupled to a second component of the system that a chassis group membership of the first component matches that of the second component.

6. The information handling system of claim 1 , wherein the validation rules comprise at least one rule based on characteristics other than a match of a source port of a first component to a destination port of another component.

7. A method comprising:

a processing circuit determining a topology of physical network cabling providing connectivity of various components of a system comprising multiple information handling system chassis; and

the processing circuit applying validation rules to the topology to validate the topology, wherein the validation rules include at least one rule based on characteristics of one or more switches integral to the system, wherein the characteristics include respective switch types for the switches and are determined based on a correlation between information received via multicast dynamic name service (mDNS) advertisements and information received via link-layer discovery protocol (LLDP) payloads, and wherein the at least one rule ensures that a plurality of switches integral to a chassis of the system are of the same switch type.

8. The method of claim 7 , further comprising generating an indication to a graphical display indicative of violations of the validation rules.

9. The method of claim 7 , wherein the at least one rule ensures that for a first switch of a first chassis of the system coupled to a second switch of a second chassis of the system, that the first switch and second switch are disposed in a particular respective slot of each of the first chassis and the second chassis.

10. The method of claim 7 , wherein the validation rules comprise at least one rule based on characteristics of at least one information handling system chassis of the system.

11. The method of claim 10 , wherein the at least one rule ensures that for a first component of the system coupled to a second component of the system that a chassis group membership of the first component matches that of the second component.

12. The method of claim 7 , wherein the validation rules comprise at least one rule based on characteristics other than a match of a source port of a first component to a destination port of another component.

13. An article of manufacture comprising:

a non-transitory computer readable medium; and

computer-executable instructions carried on the computer readable medium, the instructions readable by a processor, the instructions, when read and executed, for causing the processor to:

determine a topology of physical network cabling providing connectivity of various components of a system comprising multiple information handling system chassis; and

apply validation rules to the topology to validate the topology, wherein the validation rules include at least one rule based on characteristics of one or more switches integral to the system, wherein the characteristics include respective switch types for the switches and are determined based on a correlation between information received via multicast dynamic name service (mDNS) advertisements and information received via link-layer discovery protocol (LLDP) payloads, and wherein the at least one rule ensures that a plurality of switches integral to a chassis of the system are of the same switch type.

14. The article of manufacture of claim 13 , the instructions for further causing the processor to generate an indication to a graphical display indicative of violations of the validation rules.

15. The article of manufacture of claim 13 , wherein the validation rules comprise at least one rule based on characteristics of at least one information handling system chassis of the system.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (042769/0001) Recorded Apr 26, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MOZY, INC.); DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO WYSE TECHNOLOGY L.L.C.)
Reel/Frame 059803/0802 →
RELEASE OF SECURITY INTEREST AT REEL 042768 FRAME 0585 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; MOZY, INC.; WYSE TECHNOLOGY L.L.C.
Reel/Frame 058297/0536 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
PATENT SECURITY INTEREST (CREDIT) Recorded Jun 12, 2017
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; MOZY, INC.; WYSE TECHNOLOGY L.L.C.
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 042768/0585 →
PATENT SECURITY INTEREST (NOTES) Recorded Jun 12, 2017
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; MOZY, INC.; WYSE TECHNOLOGY L.L.C.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 042769/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2017
From: SHETTY, SUDHIR VITTAL; SANE, SANJAY; RAJAGOPALAN, BALAJI
To: DELL PRODUCTS L.P.
Reel/Frame 041362/0143 →