IP Library Patent Application 15451638
Patent Application
App. No. 15/451,638

DATA PROCESSING DEVICE

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
15/451,638
Abstract

A data processing device according to embodiments comprises a non-volatile memory, and executing a process to data stored in the memory while switching a power to be supplied to the memory from a first power for executing the process to a second power being lower than the first power. When a time required for the process is shorter than a threshold, the device executes the process with the power supplied to the memory being the first power, and after the process is finished, the device switches the power supplied to the memory from the first power to the second power. When the time required for the process is equal or longer than the threshold, the device switches the power supplied to the memory from the first power to the second poser, returns the power supplied to the memory from the second power to the first power, and executes the process with the power supplied to the memory being the first power.

Claims (11)

1 . A data processing device comprising a memory being a non-volatile memory, and executing a process to data stored in the memory while switching a power to be supplied to the memory from a first power for executing the process to a second power being lower than the first power, wherein

when a time required for the process is shorter than a first threshold, the device executes the process with the power supplied to the memory being the first power, and after the process is finished, the device switches the power supplied to the memory from the first power to the second power, and

when the time required for the process is equal to or longer than the first threshold, the device switches the power supplied to the memory from the first power to the second poser, returns the power supplied to the memory from the second power to the first power, and executes the process with the power supplied to the memory being the first power.

2 . The device according to claim 1 , wherein

the device includes a plurality of candidates of the process,

when the time required for the process is equal to or longer than the first threshold and the number of the candidates of the process is smaller than a second threshold, the device executes the process with the power supplied to the memory being the first power, and after the process is finished, the device switches the power supplied to the memory from the first power to the second power, and

when the time required for the process is equal to or longer than the first threshold and the number of the candidates of the process is equal to or greater than the second threshold, the device switches the power supplied to the memory from the first power to the second poser, returns the power supplied to the memory from the second power to the first power, and executes the process with the power supplied to the memory being the first power.

3 . A data processing device comprising a memory being a non-volatile memory, and executing a process to data stored in the memory while switching a power to be supplied to the memory from a first power for executing the process to a second power being lower than the first power, wherein

the data processing device includes a plurality of candidates of the first process,

when the number of the candidates of the first process is smaller than a specific threshold, the device executes the process with the power supplied to the memory being as the first power, and after the process is finished, the device switches the power supplied to the memory from the first power to the second power, and

when the number of the candidates of the process is equal to or greater than the specific threshold, the device switches the power supplied to the memory from the first power to the second power, returns the power supplied to the memory from the second power to the first power, and executes the process with the power supplied to the memory being the first power.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 042823/0384 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2017
From: SHIROTA, YUSUKE; KANAI, TATSUNORI; KIMURA, TETSURO; FUJISAKI, KOICHI; SHIBATA, AKIHIRO; TOYAMA, HARUHIKO; SEGAWA, JUNICHI; TARUI, MASAYA; SHIRAI, SATOSHI; HARUKI, HIROYOSHI; YOSHIMURA, SHIYO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 041482/0796 →